

A new, improved CMOS realization of CDTA and its filter applications

Fırat KAÇAR^{1,*}, Hulusi Hakan KUNTMAN²

¹Department of Electrical and Electronics Engineering, İstanbul University,
İstanbul-TURKEY

e-mail: fkacar@istanbul.edu.tr

²Faculty of Electrical and Electronics Engineering, İstanbul Technical University,
İstanbul-TURKEY

Received: 31.03.2010

Abstract

This paper presents a high-performance current differencing transconductance amplifier (CDTA), a recently reported active element, especially suitable for analog signal processing applications. A high linearity CMOS configuration for a CDTA is made up of high linearity input and output stages. The proposed CDTA provides high output impedance at port X and excellent input/output current tracking. A biquad filter circuit was chosen as an application example in order to demonstrate the performance of the CDTA. PSpice simulation results using a TSMC 0.35- μ m CMOS process model were included to verify the expected values.

Key Words: CDTA, analog MOS integrated circuits, active filters

1. Introduction

Circuits based on the current-mode approach [1-3], such as current conveyors [4-6], current amplifiers [7,8], and operational transconductance amplifiers [9,10], seem to have a better signal dynamic range and closed-loop bandwidth performance than conventional voltage amplifiers [11,12]. Moreover, they are particularly suitable whenever the input sources and/or the outputs are current signals [13,14]. Great interest has been devoted to the analysis and design of the current differencing transconductance amplifier proposed by Biolek [15,16], mainly because it exhibits better performance, particularly higher speed and better bandwidth, than classic voltage mode operational amplifiers, which are limited by a constant gain-bandwidth product [17,18].

This device, with 2 current inputs and 2 kinds of current output, provides an easy implementation of current-mode active filters. A CDTA is a synthesis of the well-known advantages of the current differencing amplifier and a transconductance amplifier to facilitate the implementation of current-mode active filters [19-26].

The main features of a CDTA are low gain errors (high accuracy), high linearity, high transconductance, and wide frequency response. In addition, high output resistance at terminal X of the CDTA is required

*Corresponding author: Department of Electrical and Electronics Engineering, İstanbul University, İstanbul-TURKEY

to enable easy cascading without the need for additional active elements in applications. The conventional CDTA structure available in the literature [17] employs a well-known current differencing amplifier followed by a standard transconductor. As a result, the overall performance of this circuit differs strongly from the expected active element characteristics. The circuit exhibits low output resistance and limited linearity range, which causes deviations in the expected performance of the application circuits employing the CDTA.

There are several works available in the literature on extending the performance of current-mode active elements, including operational transconductance amplifiers (OTAs) and second generation current conveyors (CCIIs), where input stages with a wide linearity range and output stages providing high output impedance are necessary [27-33]. However, good linearity, high accuracy, and high output resistance can be obtained by using high performance current mirrors and adequate input stages in the structure of the CDTA.

The aim of this paper is to introduce a new, improved CMOS configuration of a CDTA providing low input impedances at ports p and n, very high output impedances at ports z and x, an extended linearity range, and high transconductance. To provide high output impedance values, cascode current mirrors and regulated cascode current mirrors were used in the CDTA structure. Furthermore, the input linearity range of the transconductor section was increased by introducing a cross-coupled quad configuration. To demonstrate the performance of the CDTA circuit, a biquad filter was chosen. The next sections include the PSpice simulations of the CDTA device characteristics, and the filter characteristics. The simulations showed that the proposed CDTA circuit exhibits a very good performance and that the results obtained for the filter are in good agreement with the theory.

2. Current differencing transconductance amplifier (CDTA)

A CDTA consists of an input current differencer and a dual output transconductance stage. The input stage takes the difference of input signals and transfers this difference current to the intermediate z terminal, where this current is converted to voltage via an external impedance.

A CDTA is a 5-terminal current-mode active building block [16]. It can be also considered as a current operational amplifier, as in Figure 1, and the defining equations matrix is given in Eq. (1).

$$\begin{bmatrix} V_p \\ V_n \\ I_z \\ I_x \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 1 & -1 & 0 & 0 \\ 0 & 0 & 0 & \pm g_m \end{bmatrix} \begin{bmatrix} I_p \\ I_n \\ V_x \\ V_z \end{bmatrix} \tag{1}$$

Considering the deviation of the voltage and current gains from their ideal values, the defining equation of the CDTA in Figure 1b becomes:

$$\begin{bmatrix} V_p \\ V_n \\ I_z \\ I_x \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \alpha_p & -\alpha_n & 0 & 0 \\ 0 & 0 & 0 & \pm g_m \end{bmatrix} \begin{bmatrix} I_p \\ I_n \\ V_x \\ V_z \end{bmatrix}, \tag{2}$$

where α_p and α_n are current gains, $\alpha_p = 1 - \varepsilon_p$, and $\alpha_n = 1 - \varepsilon_n$. Here, ε_p and ε_n are the current tracking errors, and their absolute values are much less than the unit value.




Figure 1. The a) circuit symbol and b) equivalent circuit of the CDTA.

The differential input current flows over the z terminal. An external impedance is usually connected to this node and the voltage over this impedance is converted to the output currents by the output transconductors with transconductance g_m for the positive output and $-g_m$ for the negative output.

According to above equation and the circuit of Figure 1, the current through terminal z follows the difference of the currents through the terminals p and n ($i_p - i_n$), and flows from terminal z into impedance Z_z . The voltage drop at terminal z is transferred to a current at terminal x (i_x) by a transconductance gain (g_m), which is electronically controllable by an external bias current [18].

3. CMOS realization of CDTA and simulation results

A CMOS realization of CDTA available in the literature is shown in Figure 2a [17]. The proposed CMOS realization of the CDTA element is shown in Figure 2b. Transistors M1 to M24 form the input differential current-controlled current source (DCCCS) stage, which is used for transforming the differential input current to the intermediate voltage, or the voltage at the z terminal. Transistors M25 to M60 form the high-performance dual-output transconductor stage.

In the literature, some linear transconductance elements have been presented [27-29]. The cross-coupled quad configuration proposed in [29], shown in Figure 3, has superior linearity and input voltage range compared with conventional source-coupled differential pairs. In this circuit, the large-signal i - v transfer characteristic will be given by:

$$\begin{aligned} i &= (n + 1)kIv_1 - (kv_2)4I, \\ v &\leq (n + 1)Ik \end{aligned} \tag{3}$$




Figure 2. The a) classical [17] and b) proposed CMOS implementation of a CDTA.

This means that the linear region of the input differential voltage v increases by the amount of $(n + 1)/2$. For this purpose, transistors M1, M2, M3, and M4 should be identical in channel length, but M3 and M4 should be made n times wider than M1 and M2.

The high-performance output stage, shown in Figure 4, was proposed in [30]. The 2 complementary current mirrors are composed of transistors M1P-M7P and M1N-M7N. In the regulated-gate-cascode (RGC)

parts [31] of the output stage (transistors M2i, M3i, and M4i for $i = P, N$), high output impedance is achieved by the negative active-feedback loop along M4i and the source follower M3i. The current mirror M6i-M7i employs the RGC stage to achieve very high output impedance.




Figure 3. Circuit realization of the cross-coupled quad configuration proposed in [29].




Figure 4. Circuit realization of the current output stage proposed in [30].

Input resistances of the p and n terminals and output resistance of z, x+, and x- can be calculated approximately using the following equations [4].

$$R_p \cong \frac{1}{(g_{m2} + g_{m4}) + (g_{ds2} + g_{ds4})}$$

$$R_n \cong (r_{ds9}r_{ds8}g_{m9}) / (r_{ds10}r_{ds12}g_{m10})$$

$$R_z \cong \frac{1}{(g_{m18} + g_{m22}) + (r_{ds18} / r_{ds22})} \quad (4)$$

$$R_{x-} \cong [g_{m58}g_{m59}r_{ds57}r_{ds60}(r_{ds57} / r_{ds58})] / [g_{m51}g_{m52}r_{ds50}r_{ds53}(r_{ds50} / r_{ds52})]$$

$$R_{x+} \cong [g_{m43}g_{m42}r_{ds41}r_{ds44}(r_{ds41} / r_{ds43})] / [g_{m35}g_{m36}r_{ds34}r_{ds37}(r_{ds34} / r_{ds36})]$$

The performance of the proposed CDTA was verified using the PSpice simulation program. The MOS transistors were simulated using TSMC CMOS 0.35- μm process model parameters. The aspect ratios of the transistors are given in Table 1. The supply voltages and biasing currents are given by $V_{DD} = -V_{SS} = 1.5 \text{ V}$, $I_{B1} = 100 \mu\text{A}$, and $I_{B2} = 50 \mu\text{A}$, respectively.

Table 1. Transistor aspect ratios for the proposed circuit.

Transistors	W (μm)	L (μm)
M ₁ , M ₂ , M ₉ , M ₁₉ , M ₃₉ , M ₄₃ , M ₅₅ , M ₅₉	0.7	0.7
M ₃ , M ₄ , M ₁₀	2.8	0.7
M ₅ -M ₈ , M ₁₅ -M ₁₈	28	0.7
M ₁₁ -M ₁₄ , M ₂₁ -M ₂₄	14	0.7
M ₂₀ , M ₂₈ , M ₂₉ , M ₃₈ , M ₄₂ , M ₄₄ , M ₄₆ , M ₅₄ , M ₅₈ , M ₆₀	7	0.7
M ₂₅ , M ₂₆	22.4	0.7
M ₂₇ , M ₃₀	2.8	2.8
M ₃₁ , M ₃₅ , M ₃₇ , M ₄₅ , M ₄₇ , M ₅₁ , M ₅₃	21	0.7
M ₃₂ , M ₃₆ , M ₄₈ , M ₅₂	2.1	0.7
M ₃₃ , M ₃₄ , M ₄₀ , M ₄₁ , M ₄₉ , M ₅₀ , M ₅₆ , M ₅₇	1.75	0.7

The input terminals' current transfer characteristics are given in Figure 5, obtained when one input is open-circuited. The input stage transfers the difference of the input currents to the z terminal with good accuracy, as demonstrated in the Figures. Since few internal nodes exist over the signal path from the input to the z terminal of the input stage, a high frequency operation is satisfied, exploiting the high frequency capability of current mode signal processing. Figure 6 shows AC responses of the variation of the current at the z terminal with respect to input currents. Variation of the dual output transconductance stage's output currents with respect to the input current is given in Figure 7. The lower and upper boundaries of current I_x for the proposed CDTA were determined as $I_{x\text{max}} = 530 \mu\text{A}$ and $I_{x\text{min}} = 530 \mu\text{A}$ for the X terminal.




Figure 5. Current transfer from p and n to z.




Figure 6. Frequency response of I_z/I_p and I_z/I_n .




Figure 7. Variation of the z terminal current with respect to input currents (I_P : parametric).

Transconductance of both the positive and negative output is given in Figure 8. The transconductance of the proposed CDTA has a large bandwidth, which makes it suitable for high frequency operations. Transconductance is a very important feature of CDTAs because it directly affects circuit equations. The transconductance for the proposed CDTA is higher than that of classical CDTAs. The frequency responses of the input impedances at terminals n and p and the output impedances z and x are given in Figures 9, 10, and 11, respectively. The output resistances for the proposed CDTA at terminals Z and X_{\pm} were found to be $1.08 \text{ G}\Omega$, $178 \text{ G}\Omega$, and $167 \text{ G}\Omega$, respectively. It can be seen that at Z and X_{\pm} , the output resistances for the proposed CDTA are much higher than those of the classical CDTA [17]. The simulation results confirm the high linearity and high performance of the circuit in terms of good input and output resistances and wide bandwidths for both the voltage and current operations. The main performances of the proposed and classical CDTAs are summarized in Table 2, where the improvements provided by the proposed circuit can be easily observed. The p and n terminal input impedances were lower than those of the conventional circuit, the linearity range of the output currents I_{X+} and I_{X-} was extended to twice the amount, and the linearity range of V_Z was extended by the same amount. The output impedance of the X+ and X- terminals increased from the level of several hundred $\text{k}\Omega$ to the order of the $\text{G}\Omega$ level. The Z and x terminals' impedances were close to ideal at low frequencies. Although impedances were seen to decrease at high frequencies, they were high enough for these terminals. As a result, the proposed circuit can be assumed to operate with high performance in a wide frequency range. The power consumption is nearly the same for both CDTA circuits.




Figure 8. X terminal current with respect to z terminal voltages ($I_{B1} = 100 \mu\text{A}$, $I_{B2} = 50 \mu\text{A}$).




Figure 9. Frequency response of the input impedance at Z_n and Z_p terminals.




Figure 10. Frequency response of the impedance at Z_z terminal.




Figure 11. Frequency response of the output impedance at Z_x terminal.

Table 2. Circuit performances of the classical and proposed CDTAs.

	Proposed	Classical
Supply voltages	± 1.5 V	± 2.5 V
Bias currents	$I_{B1} = 100 \mu\text{A}, I_{B2} = 50 \mu\text{A}$	$I_{B1} = 85 \mu\text{A}, I_{B2} = 200 \mu\text{A}$
Output current range	$-530 \mu\text{A} \leq I_{O+}, I_{O-} \leq +530 \mu\text{A}$	$-320 \mu\text{A} \leq I_{O+}, I_{O-} \leq +320 \mu\text{A}$
Iz/Ip (-3 dB) bandwidth	609 MHz	632 MHz
Iz/In (-3 dB) bandwidth	462 MHz	483 MHz
Linearity	$-424 \mu\text{A} \leq I_{X+}, I_{X-} \leq 412 \mu\text{A}$	$-196 \mu\text{A} \leq I_{X+}, I_{X-} \leq 198 \mu\text{A}$
	$-240 \text{ mV} \leq V_{Z+}, V_{Z-} \leq 240 \text{ mV mVA}$	$-160 \text{ mV} \leq V_{Z+}, V_{Z-} \leq 160 \text{ mV}$
p input impedance	812 Ω	3.9 k Ω
n input impedance	348 Ω	1.59 k Ω
z output impedance	1.08 M Ω	303 k Ω
x+ output impedance	178 G Ω	211 k Ω
x- output impedance	167 G Ω	268 k Ω
Power consumption	3.61 mW	3.45 mW

4. Biquad filter and simulation results

A biquad filter is a very important filter for analog signal processing. The proposed universal filter, employing current differencing transconductance amplifiers, is shown in Figure 12. Each of the proposed circuits is composed of 2 CDTAs. The configuration uses only 2 capacitors, without any resistors.

The proposed current-mode universal biquad is shown in Figure 13. Circuit analysis yields the following filter current transfer functions:

$$\frac{I_{HP}}{I_{IN}} = \frac{C_1 C_2 s^2}{g_{m1} g_{m2} + C_2 g_{m1} s + C_1 C_2 s^2}, \tag{5}$$

$$\frac{I_{BP}}{I_{IN}} = \frac{C_2 g_{m1} s}{g_{m1} g_{m2} + C_2 g_{m1} s + C_1 C_2 s^2}, \tag{6}$$

$$\frac{I_{LP}}{I_{IN}} = \frac{g_{m1} g_{m2}}{g_{m1} g_{m2} + C_2 g_{m1} s + C_1 C_2 s^2}, \tag{7}$$

The pole angular frequency ω_o and quality factor Q are given by:

$$\omega_0 = \sqrt{\frac{g_{m1} g_{m2}}{C_1 C_2}}, \tag{8}$$

$$Q = \sqrt{\frac{g_{m2} C_1}{g_{m1} C_2}}. \tag{9}$$

Finally, to verify the theoretical prediction of the proposed biquad filter, a PSpice simulation with a 0.35- μm TSMC process was performed. The CMOS implementation of a CDTA is shown in Figure 2b. The aspect ratios of the MOS transistors are given in Table 1. The supply voltages were taken as ± 1.5 V.




Figure 12. Proposed biquad filters employing CDTAs.




Figure 13. Frequency response of the proposed biquad filter.

In Figure 12, the current-mode biquad was designed for $f_0 = 10.7$ MHz by choosing $g_{m1} = g_{m2} = 673$ $\mu\text{A}/\text{V}$ and $C_1 = C_2 = 1$ pF. Figure 13 shows the simulated and theoretical response of the low-pass, band-pass, and high-pass of Figure 12.

5. Application example and simulation results

The aim was to construct a double-tuned amplifier with band-pass characteristics employing circuits constructed with CDTAs and passive elements. The center frequency f_0 and the bandwidth B were given as $f_0 = 10.7$ MHz and $B = 2$ MHz, respectively. There are many applications that require narrow bandpass tuned amplifiers such as video signal processing, TV receivers and wireless communications stages. By using the filter topology shown in Figure 12, a fourthorder bandpass filter was implemented which is shown in Figure 14. To obtain a filter with a center frequency of 10.7 MHz and a bandwidth of 4.2 MHz, the pole frequencies and the quality factors of the resonant circuits were chosen as $f_{P1} = 7.59$ MHz, $f_{P2} = 15.9$ MHz, $Q_{P1} = 1$, and $Q_{P2} = 1$, respectively. The simulation result of the filter response is given in Figure 15; it was in very good agreement with the predicted theory.




Figure 14. A fourth-order band-pass filter realized with CDTAs.

The total harmonic distortion (THD) results for the fourth-order BP filter from Figure 14 are given in Figure 16, which clearly shows that for an input signal lower than 200 μA , the THD remains within acceptable limits, thus confirming the practical utility of the proposed circuit. In Figure 17, for an input signal of 100 μA at 10 MHz, the variation of the THD value versus output load resistance is shown. For a load resistance lower than 20 k, THD is low, less than 3%. Output amplitude change with load resistance for constant input signal is given in Figure 17; it is seen that at 10 MHz, a large swing of $V_O = 1.43$ V is obtained at the output.




Figure 15. PSpice simulation results of frequency response of the fourth-order band-pass filter.




Figure 16. THD of the fourth-order band-pass filter for an input signal of $100 \mu A$ at 10 MHz.




Figure 17. THD and dependence of the output amplitude versus load resistance for an input signal of $100 \mu A$ at 10 MHz.

6. Conclusion

In this paper, a high performance CMOS implementation of current differencing transconductance was presented. Simulated device characteristics showed that the proposed circuit exhibits a very good performance. The simulation results confirmed the high performance provided by the circuit in terms of low input, high output resistances, and a wide linearity range for both the voltage and current operations. The performance of the proposed circuit was tested with an application example of a current-mode universal biquad filter. A fourth-order band-pass filter was realized to illustrate the practical use of the proposed topologies as an application example. PSpice simulation results were given to verify the theory. It was seen that the simulation results verified the theory. The circuit can be considered another good alternative for the circuit designer besides the other topologies in the literature realized with CMOS and BJT technologies [15-26].

References

- [1] C. Toumazou, F. Lidjey, D. Haigh, *Analog IC Design: The Current-Mode Approach*, Exeter, UK, Peter Peregrinus, 1990.
- [2] Z. Wang, "Current-mode CMOS integrated circuits for analog computation and signal processing: a tutorial," *Analog Integrated Circuits and Signal Processing*, Vol. 3, pp. 287-295, 1991.
- [3] B. Wilson, "Trend in current conveyor and current-mode amplifier design," *Int. J. Electron.*, Vol. 23, pp. 573-583, 1992.
- [4] K. Smith, A. Sedra, "The current conveyor - a new circuit building block," *IEEE Proc.*, Vol. 56, pp. 1368-1369, 1968.
- [5] A. Sedra, K.C. Smith, "A second-generation current conveyor and its applications," *IEEE Transactions on Circuit Theory*, Vol. 17, pp. 132-134, 1970.
- [6] A.S. Sedra, G.W. Robertsand, F. Gohh, "The current conveyors: history, progress and new results," *IEE Proc. G*, Vol. 137, pp. 78-87, 1990.
- [7] T. Kaulberg, "A CMOS current-mode operational amplifier," *IEEE J. Solid-State Circuits*, Vol. 28, pp. 849-852, 1993.
- [8] E. Bruun, "Bandwidth optimization of a low power, high speed CMOS current op amp," *Analog Integrated Circuits and Signal Processing*, Vol. 7, pp. 11-19, 1995.
- [9] E. Sanchez-Sinencio, R.L. Geiger, H. Nevarez-Lozano, "Generation of continuous-time two integrator loop OTA filter structures," *IEEE Trans. Circuits Syst.*, Vol. 35, pp. 936-946, 1988.
- [10] X. Zheng, B.J. Maundy, E.I. El-Masry, I.G. Finvers, "A novel low-voltage operational transconductance amplifier and its applications," *IEEE Int. Symp. Cir. Syst. ISCAS2000*, Chap. II, pp. 661-664, 2000.
- [11] B. Wilson, "Constant bandwidth voltage amplification using current conveyor," *Int. J. Electron.*, Vol. 65, pp. 983-988, 1988.
- [12] E. Bruun, "Constant-bandwidth current mode operational amplifier," *Electron. Lett.*, Vol. 27, pp. 1673-1674, 1991.
- [13] T. Vansiri, C. Toumazou, "On the design of low-noise current-mode optical preamplifiers," *Analog Integrated Circuits and Signal Processing*, Vol. 4, pp. 179-195, 1992.
- [14] L. van den Broeke, A. Nieuwkerk, "Wideband integrated receiver with improved dynamic range using a current switch at the input," *IEEE J. of Solid-State Circuits*, Vol. 28, pp. 862-864, 1993.
- [15] D. Biolek, "CDTA - Building block for current-mode analog signal processing", *Proc. ECCTD'03*, Vol. III, pp. 397-400, 2003.
- [16] D. Biolek, V. Biolkova, "CDTA-C current-mode universal 2nd-order filter", *Proceedings of the 5th WSEAS International Conference on Applied Informatics and Communications*, pp. 411-414, 2005.
- [17] A.Ü. Keskin, D. Biolek, "Current-mode quadrature oscillator using current differencing transconductance amplifier (CDTA)", *IEE Proc. Circuits Devices Syst.*, Vol. 153, pp.214-218, 2006.
- [18] A. Uygur, H. Kuntman, "Seventh order elliptic video filter with 0.1dB pass band ripple employed CMOS CDTAs", *AEU-Int. J. Electronics and Communications*, Vol. 61, pp. 320-328, 2007.

- [19] A.T. Bekri, F. Anday, "Nth-order low-pass filter employing current differencing transconductance amplifiers", in Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol. 2, pp. 193-196, 2005.
- [20] D. Biolek, V. Biolkova, "Universal biquads using CDTA elements for cascade filter design", in Proceedings of the CSCC 2003, ISBN 960-8052-82-3 (CD), 2003.
- [21] W. Tanjaroen, T. Dumawipata, S. Unhavanich, W. Tangsrirat, W. Surakampontrorn, "Design of current differencing transconductance amplifier and its application to current-mode KHN biquad filter", Proceedings of ECTI-CON 2006, pp. 497-500, 2006.
- [22] D. Biolek, E. Hancioglu, A.Ü. Keskin, "High-performance current differencing transconductance amplifier and its application in precision current-mode rectification", AEU-Int. J. Electronics and Communications, Vol. 62, pp. 92-96, 2008.
- [23] A.Ü. Keskin, D. Biolek, E. Hancioglu, V. Biolková, "Current-mode KHN filter employing current differencing transconductance amplifiers", AEU-Int. J. Electronics and Communications, Vol. 60, pp. 443-446, 2006.
- [24] F. Kaçar, H. Kuntman, "A new CMOS current differencing transconductance amplifier (CDTA) and its biquad filter application", Proceedings of EUROCON'2009 (CD-ROM), 2009.
- [25] M. Siripruchyanun, W. Jaikla, "CMOS current-controlled current differencing transconductance amplifier and applications to analog signal processing", AEU-Int. J. Electron. Commun., Vol. 62, pp. 277-287, 2008.
- [26] D. Biolek, R. Senani, V. Biolkova, Z. Kolka, "Active elements for analog signal processing: classification, review, and new proposals", Radioengineering, Vol. 17, pp. 15-32, 2008.
- [27] J. Vlach, T.R. Viswanathan, K. Singhal, "Active filters for intermediate frequencies using low-gain transducers," IEEE Trans. Circuits Syst., Vol. CAS-2, pp. 79-86, 1974.
- [28] L.T. Bruton, J.W. Haslett, M.K.N. Rao, "A monolithic VCCS for high-frequency RC active filters," Electron. Lett., Vol. 16, pp. 175-177, 1980.
- [29] A. Nedungadi, T.R. Viswanathan, "Design of linear transconductance elements," IEEE Transactions on Circuit Theory, Vol. CAS-31, pp. 891-894, 1984.
- [30] A. Zeki, H. Kuntman, "Accurate and high output impedance current mirror suitable for CMOS current output stages," Electronics Letters, Vol. 33, pp. 1042-1043, 1997.
- [31] E. Sackinger, W. Guggenbuhl, "A high-swing, high-impedance MOS cascode circuit," IEEE J. Solid State Circuits, Vol. SC-25, pp. 289-298, 1990.
- [32] A. Zeki, H. Kuntman, "High-output-impedance CMOS dual-output OTA suitable for wide-range continuous-time filtering applications", Electronics Letters, Vol. 35, pp. 1295-1296, 1999.
- [33] A. Zeki, H. Kuntman, "Accurate active-feedback CMOS cascode current mirror with improved output swing", International Journal of Electronics, Vol. 84, pp. 335-343, 1998.