

Class-E GaAs HBT power amplifier with passive linearization scheme for mobile wireless communications

Uthirajoo ESWARAN, Harikrishnan RAMIAH*, Jeevan KANESAN,

```
Ahmed Wasif REZA
```

Department of Electrical Engineering, University of Malaya, Kuala Lumpur

Received: 07.12.2012 • Accepted: 0	01.02.2013 •	Published Online: 15.08.2014	•	Printed: 12.09.2014
------------------------------------	--------------	------------------------------	---	----------------------------

Abstract: A linearization technique for improving the class-E power amplifier (PA)'s adjacent channel power ratio (ACPR) is proposed. The design is simulated in a 2- μ m InGaP/GaAs heterojunction bipolar transistor process. The integration of a passive predistorter at the input of the PA linearizes the proposed architecture. At a 29-dBm output power, the PA's ACPR is indicated to be -51 dBc, meeting the stringent code division multiple access regulation. At this exact output power, the simulated power added efficiency is 55% with the collector voltage headroom consumption of 3.4 V. The input return loss, S11, of the PA is simulated as -12.5 dB. With an active finger print dimension of 1000 μ m × 750 μ m, the proposed PA is well suited for the application of mobile wireless communication.

Key words: Class-E, HBT, linearization, power amplifier

1. Introduction

In recent years, increasing demand for a higher data rate for mobile wireless communication has set an innovative milestone in the art of transmitter design. As the data rate increases, the transmitter, in particular the power amplifier (PA), needs to maintain a linear operating region, thus establishing the requirement to operate at a back-off region from maximum saturated output power [1]. This restriction imparts design challenges in maintaining high power-added efficiency (PAE) at the back-off output power level.

In an effort to improve the efficiency at the back-off output power, the preferred enhancement methods can be capsulated into 2 distinct categories, the efficiency enhancement method and linearization method [2]. These methods have gained popularity and are reported in several distinguished implementations [3–12].

Among the architecture of design concern in targeting efficiency enhancement are Doherty PA and envelope tracking PA. The Doherty PA, consisting of 2 amplifiers connected in parallel, employs the load modulation technique to enhance the efficiency at the back-off output power [3–6]. A quarter-wave transformer is used to modulate the load in improving the efficiency and third-order intermodulation distortion (IMD3) cancellation between the main and auxiliary amplifiers, paving into the linearity enhancement [7]. The implementation and integration of an on-chip quarter-wave transformer will substantially increase the die size. Alternately, a popular method in improving the efficiency of the PA is envelope tracking, where the supply voltage of the PA is modulated respective to the output power level. This enables the PA to operate at a low supply voltage at an equivalently low power level, which in turn boosts its efficiency. However, the complexity in implementation serves to be the penalty paid. Often, a hybrid technology merger of the complementary metal-oxide

^{*}Correspondence: hrkhari@um.edu.my

semiconductor solution to modulate the supply voltage and GaAs heterojunction bipolar transistor (HBT) PA is adapted to implement this technique [8].

In the event of a reduced quiescent current, a high-efficiency PA is delivered, where the PA is operated close to the cutoff point in the I-V curve, which translates to a highly nonlinear operation. Conventionally, feedback and feedforward [9] techniques are adapted to linearize the PA. In current practice, the analog predistortion (APD) and digital predistortion (DPD) techniques are gaining popularity in the implementation. Through these methods, the input signal to the PA is distorted prior to amplification, as such that the magnitude and phase of its nonlinear transfer function have opposite phase and magnitude responses from the amplifier. The DPD method highlights the use of a DSP processor to generate the nonlinear response [10]. Complex integration is the primary disadvantage in DPD. In contrast, APD imparts a simple construction by integrating an additional active device to the input of the power amplifier [11]. A similar cancellation is also possible with cascode topology integration [12].

In this work, the APD technique is proposed to linearize a nonlinear highly efficient class-E PA. The PA is linearized by integrating a passive predistorter at the input. The architecture results in a PAE of 55%, while complying with code division multiple access (CDMA) ACPR specifications at 29-dBm of output power. The organization of this paper is as follows. Section 2 reviews the theory of operation of the designed class-E PA along with the proposed linearization technique. In Section 3, the simulation result is presented followed by the conclusion in Section 4.

2. Theory of operation

2.1. Class-E PA design

Figure 1 describes the topology of the proposed PA, which integrates a class-E PA passive predistorter linearizer and an output matching network.



Figure 1. Proposed class-E PA with integrated passive analog predistorter.

2.1.1. Optimum load resistance

In the initial step of the design methodology, the essential maximum output power for the linear transmission is determined by selecting an appropriate amplifier dimension. This is done by computing the optimum load resistance, R_{opt} , of the class-E amplifier, given as:

$$R_{opt} = \frac{V_{dc} - V_k}{I_{\max}},\tag{1}$$

where V_{dc} is the desired operating voltage, V_k is the I-V curve knee voltage, and I_{max} is the maximum current obtained in the event that the device is biased at a class-A biasing point. Referring to Eq. (1), the optimum load line resistance is computed as 4.7 Ω . The load resistance is presented as a family of contours for various output power levels in the Smith chart, as described in Figure 2. In this plot, R_1 is the optimum location for the PAE at a back-off output power of 29 dBm.



Figure 2. Output power and PAE contours.

2.1.2. Principle operation of the class-E PA

In an ideal class-E PA, the transistor operates as a switch by shaping the current and voltage responses, avoiding an overlap. Since the power dissipation is minimized, the PA observes a highly efficient operation. This desirable characteristic is achieved by biasing the PA close to the cut-off region of the I-V curve. In reference to Figure 3, the voltage and current waveforms of a class-E PA when the switch is turned ON can be represented as [13]:

$$v_{sw} = 0, (2)$$

$$i_{sw}(\omega t) = i_{out} \left[\sin\left(\omega t + \alpha\right) - \sin\alpha \right]. \tag{3}$$

Alternately, when the switch is OFF, the voltage and current are given by:

$$v_{sw} = \frac{1}{\omega C_1} \int_{\pi}^{\omega t} i_c \left(\omega t\right) \, d\omega t,\tag{4}$$

$$i_{sw} = 0, (5)$$

where α represents the incurred phase shift.



Figure 3. Current and voltage representations in the class-E PA.

The result of Eqs. (2) to (5) are illustrated in Figure 4, which evidently describe a class-E operation.



Figure 4. Simulated class-E waveforms.

In Figure 4, the profile shapes of the voltage and current waveforms are distorted due to the significant impact of the harmonic components [2].

2.2. Passive predistortion linearization technique

A class-E PA has high nonlinear characteristics. The nonlinearity is defined as such that the presence of higherorder components, respective to the linear relationship between the output and input voltage of the PA, is given by:

$$v_{out} = K_1 v_{in} + K_2 v_{in}^2 + K_3 v_{in}^3 \dots + K_n v_{in}^n, \tag{6}$$

where v_{in}^n is the nonlinear product and K_n is a constant that represent the amplitude and phase of the amplifier. In order to linearize the PA, the nonlinear products in Eq. (6) are driven to have an opposite phase response between the input and output of the PA. The third-order component, $K_3 v_{in}^3$, represents the third intermodulation product IMD3, which has a significant impact on the ACPR performance of the PA. The

relationship between the IMD3 and ACPR is expressed as [14]:

$$ACPR_{dBc} = IMR_{2dBc} + 10\log\left[\frac{n^3}{2 \times \left(8\sum_{r=1}^{n-1}N_1(n,r) + 2\sum_{r=1}^{n-1}M_1(n,r)\right)}\right],$$
(7)

•

where

$$\sum_{r=1}^{n-1} N_1(n,r) = \frac{2n^3 - 3n^2}{24} + \frac{\varepsilon}{8}$$
$$\sum_{r=1}^{n-1} M_1(n,r) = \frac{n^2 - \varepsilon}{4}$$
$$\varepsilon = \mod\left(\frac{n}{2}\right)$$

Here, n represents the number of tones and IMR is the multitone IMD-to-carrier ratio.

In order to eradicate the IMD3 effect at the back-off output power, a passive predistorter is integrated at the input of the PA and conceptually described in Figure 5.



Figure 5. Predistortion concept analysis on a class-E PA.

Referring to Figure 5, the power series is expressed as:

$$f(x) = \sum_{n=0}^{\infty} a_n x^n,$$
(8)

$$v_{out} = a_o + a_1 v_b + a_2 v_b^2 + a_3 v_b^3, (9)$$

where

$$v_b = b_o + b_1 v_{in} + b_2 v_{in}^2 + b_3 v_{in}^3.$$
⁽¹⁰⁾

Taking into consideration the fundamental and third-order component, and substituting Eq. (10) into Eq. (9):

$$v_{out} = a_1 \left(b_1 v_{in} + b_3 v_{in}^3 \right) + a_3 \left(b_1 v_{in} + b_3 v_{in}^3 \right)^3 = a_1 b_1 v_{in} + \left(a_1 b_3 + a_3 b_1^3 \right) v_{in}^3 + 3a_3 b_1^2 b_3 v_{in}^5 + 3a_3 b_1 b_3^2 v_{in}^7 + a_3 b_3^3 v_{in}^9$$
(11)

To nullify the third-order component:

$$a_1b_3 + a_3b_1^3 = 0, (12)$$

$$b_3 = -\frac{a_3 b_1^3}{a_1}.\tag{13}$$

1214

By setting the fundamental amplitudes a_1 and b_1 to 1:

$$b_3 = -a_3.$$
 (14)

In the passive predistorter method, if Eq. (14) is satisfied, the IMD3 component of the nonlinear class E PA is nullified.

3. Simulation results and discussion

Figure 6 illustrates the physical layout view of the class-E PA and the passive predistorter in an active chip area consumption of 1000 μ m × 750 μ m.



Figure 6. Layout view of the class-E amplifier.



Figure 7. Small signal performance.

The input return loss performance is not compromised in the tradeoff to linearize the PA with an integrated passive predistorter. This is depicted in Figure 7, where the input return loss, S11, is indicated as -12.5 dB at 1.95 GHz, with a corresponding power gain of 7 dB.

The ACPR performance of the PA is simulated, applying the CDMA IS-95 modulated input signal. Figure 8 illustrates the ACPR performance. It can be observed that the ACPR is less than -45 dBc across the output power at 1.95 GHz. The ACPR curve starts to roll-off at 24 dBm of output power. This translates to a lower IMD3 component due to the opposite IMD3 phase response generated by the passive predistorter. At 29 dBm, the simulated ACPR is observed to be -51 dBc. At this power level, the IMD3 phase cancellation is optimum.



Figure 8. ACPR performance across the output power.

Figure 9 illustrates the spectrum of the PA at 1.95 GHz, prior to and after linearization. It can be observed that prior to linearization the sidebands power are substantially high, almost equivalent to the main spectrum, due to the presence of a high IMD3 component. This is an indication of a nonlinear operation of the class-E PA. By employing the passive linearization scheme, which reduces the IMD3 response of the PA, the sideband powers are relatively low respective to the main channel power. In other words, the predistorter reduces the power from dominating its adjacent channel.







Figure 10 illustrates the PAE performance across the output power, which is 55% at a linear output power of 29 dBm. At the maximum output power of 30 dBm, the PAE is observed to be 60%, ensuring a class-E performance under modulated conditions. The simulated performance summary of the PA is tabulated in Table 1.

Table 2 summarizes the performance comparison of the proposed PA, respective to other recent reported works. It could be deduced that the proposed architecture observes an optimum PAE while satisfying the APCR regulation.

Quantity	Results
Technology	$2-\mu m InGaP/GaAs HBT$
Supply	3.4 V
Frequency	1.92 GHz–1.98 GHz
Max linear output power	29 dBm
PAE	55%@29 dBm
S11	-12.5 dB
Gain	7 dB

Table 1. Simulated performance summary at 1.95 GHz.

Table 2. Performance comparison of recent reported works in mobile PA.

Reference	Supply voltage (V) voltage (V)	Max linear output power (dBm) power (dBm)	PAE (%)
[15]	3.4	30.1	46.3
[16]	4.5	27.5	36.3
[17]	3.4	27.2	34.5
This work	3.4	29.0	55.0

4. Conclusion

A class-E PA with an integrated passive predistorter linearizer is designed for mobile wireless applications. The PA is designed to operate across the range of 1.92–1.98 GHz, intended for CDMA applications. The nonlinear class-E amplifier is linearized by the passive predistorter, ensuring a linear operation at up to 29 dBm of output power. At this output power, the delivered PAE is 55%. The proposed linearization scheme delivers a good S11, which is essential to reduce the mismatch loss between the PA and baseband chip, once integrated in the transmitter. This result verifies a highly efficient and linear CDMA PA for mobile wireless communication.

References

- L. Larson, P. Asbeck, D. Kimball, "Next generation power amplifiers for wireless communications- squeezing more bits out of fewer joules", IEEE Radio Frequency integrated Circuits Symposium of Digest of Papers, pp. 417–420, 2005.
- [2] S.C. Cripps, RF Power Amplifiers for Wireless Communication, Norwood, Artech House Inc., 1999.
- [3] W.H. Doherty, "A new high efficiency power amplifier for modulated waves", Proceedings of the IRE, Vol. 24, pp. 1163–1182, 1936.
- [4] F.H. Raab, "Efficiency of Doherty RF power amplifier systems", IEEE Transactions on Broadcasting, Vol. BC-33, pp. 77–83, 1987.
- [5] M. Iwamoto, A. Williams, P.F. Chen, A.G. Metzger, L.E. Larson, P.M. Asbeck, "An extended Doherty amplifier with high efficiency over a wide power range", IEEE Transactions on Microwave Theory and Techniques, Vol. 49, pp. 2472–2479, 2001.
- [6] D. Kang, J. Choi, D. Kim, B. Kim, "Design of Doherty power amplifiers for handset applications", IEEE Transactions on Microwave Theory and Techniques, Vol. 58, pp. 2134–2142, 2010.
- [7] D. Kang, D. Kim, J. Choi, J. Kim, Y. Cho, B. Kim, "A multimode/multiband power amplifier with a boosted supply modulator", IEEE Transactions on Microwave Theory and Techniques, Vol. 58, pp. 2598–2607, 2010.
- [8] J. Jeong, D.F. Kimball, M. Kwak, C. Hsia, P. Drexler, P.M. Asbeck, "Wideband envelope tracking power amplifiers with reduced bandwidth power supply waveforms and adaptive digital predistortion techniques", IEEE Transactions on Microwave Theory and Techniques, Vol. 57, pp. 3307–3314, 2009.

- [9] A. Katz, "Linearization: Reducing distortion in power amplifiers", IEEE Microwave Magazine, Vol. 2, pp. 37–49, 2001.
- [10] P.N. Landin, A. Fritzin, W. Van Moer, M. Isaksson, A. Alvandpour, "Modeling and digital predistortion of class-D outphasing RF power amplifiers", IEEE Transactions on Microwave Theory and Techniques, Vol. 60, pp. 1907–1915, 2012.
- [11] H.M. Park, D.H. Baek, K.I. Jeon, S. Hong, "A predistortion linearizer using envelope feedback technique with simplified carrier cancellation scheme for class-A and class-AB power amplifiers", IEEE Transactions on Microwave Theory and Techniques, Vol. 48, pp. 898–904, 2000.
- [12] C.I. Lee, W.C. Lin, J.M. Lin, "Low power and high linearity SiGe HBT low noise amplifier using IM3 cancellation technique", Microelectronic Engineering, Vol. 91, pp. 59–63, 2012.
- [13] A. Grebennikov, RF and Microwave Power Amplifier Design, New York, McGraw Hill, 2005.
- [14] N.B. Carvalho, J.C. Pedro, "Multi-tone intermodulation distortion performance of 3rd order microwave circuits", IEEE MTT-S International Microwave Symposium Digest, pp. 763–766, 1999.
- [15] D. Kang, D. Kim, J. Choi, J. Kim, Y. Cho, B. Kim, "A multimode/multiband power amplifier with a boosted supply modulator", IEEE Transactions on Microwave Theory and Techniques, Vol. 58, pp. 2598, 2010.
- [16] D. Kang, D. Kim, Y. Cho, B. Park, J. Kim, B. Kim, "Design of bandwidth enhanced Doherty power amplifiers for handset applications", IEEE Transactions on Microwave Theory and Techniques, Vol. 59, pp. 3474–3483, 2011.
- [17] B. Kim, C. Kwak, J. Lee, "A dual mode power amplifier with on chip switch bias control circuits for LTE handsets", IEEE Transactions on Circuits and Systems, Vol. 58, pp. 857–861, 2011.