

A 2-D analytical model for cylindrical gate tunnel FET (CG-TFET) based on center potential

Sidhartha DASH¹, Guru Prasad MISHRA^{2,*}

¹Department of Electronics & Communication Engineering, Institute of Technical Education & Research, Siksha 'O' Anusandhan University, Khandagiri, Bhubaneswar, India

²Department of Electronics & Instrumentation Engineering Device Simulation Lab, Institute of Technical Education & Research, Siksha 'O' Anusandhan University, Khandagiri, Bhubaneswar, India

Received: 11.02.2015

Accepted/Published Online: 20.02.2016

Final Version: 10.04.2017

Abstract: In this paper, a 2-D cylindrical gate tunnel FET (CG-TFET) model is developed based on the potential at the center of cylinder. The center potential is obtained by Laplace solution in the cylindrical coordinate system and the accuracy is validated using a 2-D TCAD device simulator. The tunneling of charge carriers in the CG-TFET is analyzed using the center potential and the results are compared to the surface potential-based model. The drain current is formulated using the initial tunneling point and tunneling path, which further helps to obtain the threshold voltage of this model. The effect of gate engineering and band-gap engineering on the drain current are investigated. The device scaling capability of the model is discussed extensively.

Key words: CG-TFET, center potential, tunneling path, drain current, threshold voltage

1. Introduction

As the bulk metal oxide semiconductor FET (MOSFET) dimensions are downscaled continuously to improve the packing density, the devices suffer from short channel effects (SCEs) such as threshold voltage roll-off and drain-induced barrier lowering (DIBL). The SCEs arise due to the reduction of gate control on the channel and the physical limits of the structure [1,2]. Many researchers adapted a number of multiple-gate devices such as the cylindrical gate MOS (CG-MOS), which provides excellent electrostatic control of the channel due to its physical structure [3–5]. The cylindrical GAA (gate all around) MOS provides better ON-state current and threshold stability compared to single-gate, dual-gate, and tri-gate structures [6,7]. However, there is an exponential increase of leakage current (I_{OFF}) and thermally limited 60 mV/decade subthreshold swing (SS) in CG-MOS. This leads to higher power consumption and low-speed switching behavior [7].

The tunnel field effect transistor (TFET) has emerged as a potential alternative to bulk MOS in low power applications due to its steep switching behavior (sub-60 mV/decade SS) and low I_{OFF} [8–10]. As the drain current of the TFET is obtained by a nonlocal direct band-to-band tunneling (BTBT) model at the source–channel interface, SS is not limited to 60 mV/decade, unlike MOSFETs [11]. The TFET also produces minimal leakage current I_{OFF} as compared to MOS because of the reduced electric field along the channel in the OFF-state. In recent times quite a few compact analytical models for the TFET have been reported to improve the ON-current performance and device scaling [12–23]. A number of single-gate [13–16], double-gate

*Correspondence: gurumishra@soauniversity.ac.in

[17–20], and cylindrical-gate [21–23] TFET models have been developed using BTBT phenomena. Compared to other models, the cylindrical-gate TFET (CG-TFET) exhibits the maximum scaling capability due to its physical structure and provides SS below 60 mV/decade. All of the above discussed TFET models employ a 2-D analytical solution of the Poisson equation based on surface potential. However, Dubey et al. [24] developed an analytical model for CG-MOS based on potential at the center of the cylindrical body. They reported that the characteristic length of the center potential model is smaller compared to the conventional surface potential-based model. Hence, this improves the device scaling capability and reduces the threshold voltage of the CG-MOS.

In this paper, we develop a CG-TFET analytical model based on center potential. The center potential has been derived using parabolic approximation in the Laplace equation and validated using a TCAD device simulator from Synopsis. The resultant center potential is further used to study the tunneling behavior of charge carriers. The drain current is calculated through the tunneling path in the lateral direction. Furthermore, the threshold voltage is extracted using the peak transconductance change (TC) method. The effect of scaling of the device dimensions such as cylindrical pillar diameter and gate oxide thickness on drain current performance has been investigated for a channel length of 50 nm. Various SCEs like DIBL and punch-through have been studied for the present model. The drain current analysis is further extended for different work functions and various band-gap materials. The results have been compared with the conventional surface potential CG-TFET model.

2. Analytical modeling

The schematic of the CG-TFET is shown in Figures 1a and 1b. The source and drain regions of the model are uniformly doped with doping concentration of $N_d = 10^{20}$ and $N_a = 10^{20}$, respectively. The channel region of the device is intrinsic and is doped on the order of 10^{15} . The radial and lateral directions of the channel are along the radius and z-axis of the confined cylinder. The thickness of the SiO_2 layer and the diameter of the silicon cylindrical pillar is considered as $t_{ox} = 2$ nm and $t_{si} = 10$ nm, respectively. The work function of the gate material used is $\phi_M = 4.6$ eV.




Figure 1. (a) Cross-sectional view, (b) side-view of CG-TFET.

2.1. Center potential formulation

The effect of doping concentration of the channel on electrical parameters of the device is neglected as the channel is considered to be intrinsic. Therefore, the potential distribution $\varphi(rz)$ can be estimated using the

2-D Laplace equation in the cylindrical coordinate system as:

$$\frac{1}{r} \frac{\partial}{\partial r} \left(r \frac{\partial}{\partial r} \varphi(r, z) \right) + \frac{\partial^2 \varphi(r, z)}{\partial z^2} = 0. \quad (1)$$

Here the effect of the third cylindrical coordinate (?) on the solution is neglected due to the minimal variation of potential in the angular direction. The above equation is used to evaluate the surface potential (φ_s) at the gate-channel interface and center potential (φ_c) at the center of the cylinder along the z-axis.

$$\varphi(r, z)]_{r=0} = \varphi_c(z) \quad (2)$$

$$\varphi(r, z)]_{r=\pm \frac{t_{si}}{2}} = \varphi_s(z) \quad (3)$$

The solution of Eq. (1) can be obtained by 2nd order polynomial approximation [5]. The polynomial function takes the help of boundary conditions of potential and electric field at the center of the cylinder and gate-channel interface of the CG-MOS [25]. The potential profile at the center is found to be:

$$\frac{\partial^2 \varphi_c(z)}{\partial z^2} + \frac{(V_{GS} - V_{FB} - \varphi_s(z))}{\lambda} = 0, \quad (4)$$

where V_{GS} is the gate-to-source voltage, V_{FB} is the flat-band voltage, and λ is the characteristic length of the cylindrical structure mathematically defined as:

$$\lambda = \sqrt{\frac{t_{si}^2 \epsilon_{si} \ln \left(1 + \frac{2t_{ox}}{t_{si}} \right)}{8\epsilon_{ox}}}. \quad (5)$$

Here ϵ_{si} is the dielectric permittivity of silicon and ϵ_{ox} is the permittivity of the oxide layer. The surface potential along the z-axis $\varphi_s(z)$ is related to the center potential $\varphi_c(z)$ as follows [24]:

$$\varphi_c(z) = (H^2 + 1) \varphi_s(z) - H^2(V_{GS} - V_{FB}), \quad (6)$$

where

$$H = \frac{t_{si}}{4\lambda}. \quad (7)$$

Eq. (4) can be expressed in terms of surface potential using Eq. (6):

$$\frac{\partial^2 \varphi_s(z)}{\partial z^2} + \frac{(V_{GS} - V_{FB} - \varphi_s(z))}{\lambda^2} = 0. \quad (8)$$

Upon solving Eq. (8), the surface potential of the model along the channel is found to be:

$$\varphi_s(z) = c_1 e^{(z/\lambda)} + c_2 e^{-(z/\lambda)} + (V_{GS} - V_{FB}). \quad (9)$$

The coefficients c_1 and c_2 can be calculated using the boundary conditions at the source and drain interface [16].

$$\varphi_s(z)]_{z=0} = V_{bi} \quad (10)$$

$$\varphi_s(z)]_{z=L} = V_{DS} \quad (11)$$

Here V_{bi} is the built-in potential, V_{DS} is the drain-to-source voltage, and L is the maximum channel length of the device.

Equating Eq. (9) using the boundary conditions at source and drain interface:

$$c_1 = \left[\frac{(V_{DS} - V_{GS} + V_{FB}) - e^{-(L/\lambda)} (V_{bi} - V_{GS} + V_{FB})}{2\sinh(L/\lambda)} \right] , \quad (12)$$

and

$$c_2 = - \left[\frac{(V_{DS} - V_{GS} + V_{FB}) - e^{(L/\lambda)} (V_{bi} - V_{GS} + V_{FB})}{2\sinh(L/\lambda)} \right] . \quad (13)$$

Substituting Eq. (9) in Eq. (6), the center potential is obtained as:

$$\varphi_c(z) = (H^2 + 1) \left(c_1 e^{(z/\lambda)} + c_2 e^{-(z/\lambda)} + V_{GS} - V_{FB} \right) - H^2 (V_{GS} - V_{FB}) . \quad (14)$$

The center potential reduces faster as compared to the surface potential and it attains a larger value at the source-channel interface. This improves the magnitude of tunneling volume by lowering the threshold voltage of the device, so the center potential has been used in the present model to calculate the tunneling path and drain current. However, the flow of charge carriers in the TFET is primarily due to the nonlocal BTBT mechanism [26,27]. The tunneling of the carrier takes place in the z -direction. Therefore, the lateral electric field plays an important role in the tunneling current analysis. The lateral electric field is obtained by differentiating the potential profile in the range of $(0 \leq z \leq L)$.

$$E_{zs}(r, z) = -\frac{\partial \varphi_s(r, z)}{\partial z} = -\frac{c_1}{\lambda} e^{(z/\lambda)} + \frac{c_2}{\lambda} e^{-(z/\lambda)} \quad (15)$$

$$E_{zc}(r, z) = -\frac{\partial \varphi_c(r, z)}{\partial z} = (H^2 + 1) \left(-\frac{c_1}{\lambda} e^{(z/\lambda)} + \frac{c_2}{\lambda} e^{-(z/\lambda)} \right) \quad (16)$$

2.2. Tunneling path derivation

The charge carriers tunnel through a barrier using BTBT phenomena instead of modulating thermionic emission, as in MOSFETs. The BTBT generation rate is exponentially dependent on the electric field at the tunneling junction. The tunneling of charge carriers for the CG-TFET model can be analyzed using the energy band diagram. The band diagram of the p-channel CG-TFET for both OFF-state and ON-state is depicted in Figures 2a and 2b. When $V_{GS} < V_{th}$, the drain current is minimal due to the absence of a tunneling path as shown in Figure 2a. This minimal current is known as OFF-state current (I_{OFF}) and adversely affects the device performance for sub-32 nm channels. At a decisive value of V_{GS} known as threshold voltage, the conduction band and valence band are aligned with each other due to the potential drop by an amount of unit band gap energy per charge $\left(\frac{E_g}{q}\right)$ [22]. This condition is termed as ON-state and is the boundary to measure tunneling volume. For $V_{GS} > V_{th}$, the probability of tunneling of carriers through the channel increases, hence improving the BTBT volume as shown in Figure 2b. The tunneling path is the difference between z_1 and z_2 along the channel.




Figure 2. Energy band diagram of p-channel CG-TFET in (a) OFF-state and (b) ON-state.

Here the initial tunneling point (z_1) is the distance between the source–channel interface ($z = 0$) and the point in the channel where the center potential changes by an amount of E_g/q . z_1 also defines the critical threshold condition for gate voltage. The center potential for the conduction band of the source and valence band of the channel are respectively:

$$\varphi_{CB}(z) = \varphi_c(0) = (H^2 + 1) V_{bi} - H^2(V_{GS} - V_{FB}) \quad , \quad (17)$$

$$\varphi_{VB}(z) = \varphi_c(z_1) + \frac{E_g}{q} = (H^2 + 1) \left(c_1 e^{(z_1/\lambda)} + c_2 e^{-(z_1/\lambda)} \right) + V_{GS} - V_{FB} + \frac{E_g}{q} \quad . \quad (18)$$

The initial tunneling point z_1 can be obtained using Eqs. (17) and (18) as:

$$z_1 = \lambda \ln \left(\frac{k - \sqrt{k^2 - 4c_1c_2}}{2c_1} \right) \quad , \quad (19)$$

where

$$k = V_{bi} - V_{GS} + V_{FB} - \frac{E_g}{q(H^2 + 1)} \quad . \quad (20)$$

Similarly, the final tunneling point z_2 is the z -distance between the source–channel interface and the point in the channel where the center potential is the minimum. The final tunneling point can be obtained by calculating the minimum center potential along the z -axis. Differentiating Eq. (14) w.r.t. the z -axis, we get the value of z_2 as:

$$\left. \frac{\partial \varphi_c(z)}{\partial z} \right]_{z=z_2} = (H^2 + 1) \left(c_1 e^{(z_2/\lambda)} + c_2 e^{-(z_2/\lambda)} \right) = 0 \quad , \quad (21)$$

$$z_2 = \lambda \ln \sqrt{\frac{c_2}{c_1}} \quad . \quad (22)$$

However, the value of z_2 in the center potential model is like that of the surface potential-based DC model because both surface and center potential achieve the same minimum potential at point z_2 . However, the

initial tunneling point z_1 arises earlier in the center potential model as compared to surface potential. That also reduces the threshold voltage for a constant drain voltage. The initial tunneling point and tunneling path can be optimized by using band-gap engineering and gate engineering. For a constant gate voltage the tunneling volume is not affected by drain voltage.

2.3. Drain current analysis and threshold voltage formulation

The drain current of the CG-TFET with direct nonlocal tunneling process can be calculated using the Kane model [28]. The drain current in the z-direction along the channel is expressed as:

$$I_D = q \int_{-\frac{t_{si}}{2}}^{\frac{t_{si}}{2}} \left(\int_{z_1}^{z_2} A_{kane} E_{zc} \left(\frac{E_g}{qz} \right) e^{-\left(\frac{qz B_{kane}}{E_g} \right)} dz \right) dr, \quad (23)$$

where A_{kane} and B_{kane} are Kane model parameters and the values of $A_{kane} = 4 \times 10^{15} \text{ m}^{-1/2} \text{ V}^{-5/2} \text{ s}^{-1}$ and $B_{kane} = 1.9 \times 10^9 \text{ V/m}$, respectively [29]. On simplifying Eq. (23), we get:

$$I_D = t_{si} E_g A_{kane} \left[\int_{z_1}^{z_2} \left(\frac{E_{zc}}{z} \right) e^{-\left(\frac{qz B_{kane}}{E_g} \right)} dz \right]. \quad (24)$$

Substituting the value of the electric field in the z-direction in the above equation:

$$I_D = t_{si} E_g A_{kane} (H^2 + 1) \left[\int_{z_1}^{z_2} \frac{-c_1 e^{\left(\frac{1}{\lambda} - \frac{q B_{kane}}{E_g} \right) z}}{z \lambda} dz + \int_{z_1}^{z_2} \frac{c_2 e^{-\left(\frac{1}{\lambda} + \frac{q B_{kane}}{E_g} \right) z}}{z \lambda} dz \right], \quad (25)$$

$$I_D = I_0 \left[\int_{z_1}^{z_2} \frac{-c_1 e^{\left(\frac{1}{\lambda} - \frac{q B_{kane}}{E_g} \right) z}}{z} dz + \int_{z_1}^{z_2} \frac{c_2 e^{-\left(\frac{1}{\lambda} + \frac{q B_{kane}}{E_g} \right) z}}{z} dz \right], \quad (26)$$

where

$$I_0 = \frac{t_{si} E_g A_{kane} (H^2 + 1)}{\lambda}. \quad (27)$$

Between the two boundaries along the z-direction, the effect of the exponential term is superseding the polynomial term in Eq. (26), so the drain current is obtained by neglecting the polynomial term as:

$$I_D = I_0 \left[\left(\frac{-c_1}{\frac{1}{\lambda} - \frac{q B_{kane}}{E_g}} \right) (P_{z_2} - P_{z_1}) - \left(\frac{c_2}{\frac{1}{\lambda} + \frac{q B_{kane}}{E_g}} \right) (Q_{z_2} - Q_{z_1}) \right], \quad (28)$$

where P_z and Q_z are expressed as:

$$P_z = \frac{e^{\left(\frac{1}{\lambda} - \frac{q B_{kane}}{E_g} \right) z}}{z} \quad \text{and} \quad Q_z = \frac{e^{-\left(\frac{1}{\lambda} + \frac{q B_{kane}}{E_g} \right) z}}{z}. \quad (29)$$

The threshold voltage of the CG-TFET can be evaluated precisely by the TC method [30]. In the present paper, the TC method has been used to extract the threshold voltage of the p-channel CG-TFET based on center

potential. Here V_{th} is calculated by finding the value of gate voltage at which the change in transconductance (2nd order differentiation of current) is the highest.

$$V_{th} = V_{GS}, \text{ when } \left. \frac{d^2 I_D}{dV_{GS}^2} \right]_{V_{DS}=con} = max \quad (30)$$

3. Results and discussion

Device simulation has been performed using the TCAD device simulator from Synopsis [31] and the results are compared with the analytical results to check their accuracy. In this model, a nonlocal path BTBT model is used as the primary carrier transport mechanism. The surface and center potential distribution along the channel in the model is illustrated in Figure 3. The surface potential nearer to the source and drain end is slightly smaller as compared to center potential as defined by Eq. (6). The difference between the potentials is dependent on the characteristic length of the cylinder and work function of gate material, but both the potential curves attain the same minimum magnitude, which is constant for the midregion of the 50 nm channel. This is because the controlling ability of the cylindrical gate on the channel is saturated. However, it is observed that the reduction of the center potential is sharp as compared to surface potential at the interface, validated by device simulator results. This enhances the chances of initiating the tunneling process in the device. Therefore, the tunneling path increases and hence reduces the threshold voltage. Thus, the center potential can be used for calculation of the tunneling path, drain current, and threshold voltage.




Figure 3. Electrostatic potential profile of CG-TFET for $V_{DS} = -0.1$ V, $V_{GS} = -1$ V. The profile includes the variation of surface potential and channel potential w.r.t. distance along the z-axis.

Figures 4a and 4b display the effect of variation of gate voltage and drain voltage on the center potential of the model, respectively. With increase in gate voltage for a constant drain bias, the center potential of the device reduces further, as depicted in Figure 4a. This is due to the enhancement of gate control on the channel. However, the potential distribution remains constant for the middle portion of the channel. This constant potential gives rise to a minimum electric field due to its zero slope. Similarly, Figure 4b illustrates the variation of the center potential for different values of V_{DS} . It is observed that there is no noteworthy change in the center potential at the source interface and middle of the channel. This is because of the prominent influence of the gate over the channel compared to drain. The minimum center potential and its slope remain unchanged irrespective of the variation of drain bias, but there is a small change in potential at the drain interface that

gives rise to DIBL. In this model the DIBL effect on drain current is minimal, but it affects the performance of the device significantly for sub-32 nm channels.




Figure 4. Center potential distribution of p-channel CG-TFET for 50 nm channel length: (a) due to variation of gate voltages, (b) due to variation of drain voltages.

Figure 5a shows the variation of the center potential of the model for different values of gate oxide thickness. With reduction of t_{ox} , the control of the gate on the surface potential increases due to close proximity, but this effect is minimal in the case of center potential. The t_{ox} beyond its physical constraint becomes more prominent with SCEs such as punch-through and hot-carrier effects. Similarly, Figure 5b displays the effect of scaling of the cylindrical pillar diameter on the center potential of the channel. The figure shows the potential distribution for four different values of t_{si} . When the pillar thickness reduces from 18 nm to 6 nm, the center potential reduces faster with high slope and attains a minimum value. This is due to the strong controlling capability of the gate on the center potential as compared to the influence exerted by the source/drain. The sharp slope leads to the small threshold voltage in the nonlocal BTBT phenomena.




Figure 5. Effect of (a) gate oxide scaling and (b) cylindrical diameter scaling on center potential of the model at constant gate and drain bias.

The initial tunneling point (z_1) as a function of gate voltage is shown in Figure 6. When V_{GS} increases beyond the threshold, the initial tunneling point (z_1) reduces. This indicates larger tunneling volume and thus improves the probability of tunneling rate. This figure also depicts the better performance of the center potential-based model as compared to the surface potential. In the proposed model, z_1 arises earlier for a small gate bias as compared to surface potential, resulting in the reduction of threshold voltage in the case of a center potential-based model. However, for long channel devices, the increase of drain voltage does not affect the initial tunneling point. The drain voltage plays a key role in the tunneling process for channel length below 32 nm due to close proximity between source and drain.




Figure 6. Variation of initial tunneling point (z_1) w.r.t. gate voltages based on surface and center potential distribution.

Figure 7 illustrates the effect of variation of gate voltage on tunneling path. The path gradually increases for $V_{GS} > V_{th}$ and finally gets saturated for higher gate voltage. The same figure shows the tunneling path of the proposed center potential-based model compared to the conventional surface potential. The center potential-based model shows better performance in terms of tunneling volume and threshold voltage. It enhances the volume by improving the tunneling path in the z -direction and thus lowers the threshold voltage for tunneling. Finally, the path ($z_2 - z_1$) is saturated at a higher gate bias due to the saturation of tunneling charge carriers in the channel.

Figure 8a illustrates the drain current characteristics of this model on a logarithmic scale. The results of the center potential-based model are also compared with those of the conventional model. It is evident that the present model provides poor drain current performance, because of the reduction in lateral electric field at the tunneling junction. In the surface potential-based model, though the tunneling volume is less the electric field created at the junction is maximum, which leads to high drain current. On the contrary, the reduction in initial tunneling point leads to the reduction of threshold voltage in the present model, as shown in Figure 8b. This improvement of threshold is due to the sharp reduction of center potential along the channel. Here the threshold voltage is obtained by finding the value of gate voltage for which the $\frac{d^2 I_D}{dV_{GS}^2}$ curve attains the peak value. However, the threshold voltage remains independent of the variation of channel length, as shown in Figure 8b.




Figure 7. Variation of tunneling path ($z_2 - z_1$) w.r.t. gate voltage based on surface and center potential distribution.




Figure 8. (a) $I_D - V_{GS}$ characteristics and (b) variation of threshold voltage w.r.t. channel length for the center potential-based CG-TFET model. The results are compared with that of the conventional surface potential-based model.

The impact of t_{si} scaling on drain current for the proposed model is investigated in Figure 9. With the reduction in t_{si} , higher drain current and steeper subthreshold slope are achieved. Reduction in cylindrical pillar diameter reduces the gate oxide capacitance per unit area of the cylindrical structure, which increases drain current. The influence of the gate on the channel is dominant at $t_{si} = 6$ nm as compared to 10 nm. At lower t_{si} , the center potential reduces faster and hence it lowers the initial tunneling point z_1 . Here the drain current is improved by a factor of 10 because of the scaling of the diameter by 2 nm.

Figure 10 illustrates the impact of variation of band-gap energy on drain current. Here we have considered three different materials, Ge, Si, and GaAs, having band-gap energy (E_g) of 0.66 eV, 1.11 eV, and 1.43 eV, respectively. It is observed that the model exhibits better performance in terms of ON-current for lower band-gap material (Ge). The improvement in drain current is because of the large tunneling volume in the BTBT process. This large volume is obtained as a result of reduction in initial tunneling point for small band-gap energy.




Figure 9. $I_D - V_{GS}$ characteristics for the center potential-based CG-TFET model as a function of cylindrical pillar diameter.

The drain current behavior for the present model using three different gate materials having work functions of 4.6 eV, 4.8 eV, and 5 eV is shown in Figure 11. The higher work function material produces better performance in terms of tunneling current. This is because of the sharp reduction of center potential. However, this also improves the SS compared to low work function materials.




Figure 10. Effect of variation of band-gap energy on $I_D - V_{GS}$ characteristics.




Figure 11. Impact of various metal work functions on $I_D - V_{GS}$ characteristics.

The center potential-based CG-TFET lowers the threshold voltage and SS as compared to the conventional TFET. It also provides better scalability of gate oxide thickness and cylindrical body diameter for 50 nm channels. Therefore, this model can be a solution for high-speed switching applications in the VLSI industry.

4. Conclusion

In this paper a center potential-based CG-TFET model is developed using the solution of the 2-D Laplace equation. The tunneling parameters, drain current, and threshold voltage have been obtained using center potential and the results are compared to that of the conventional model. It is evident from the results that drain current performance degrades in the proposed model because of low electric field at the source-channel interface. On the contrary, it provides higher tunneling rate of charge carriers, improvement in threshold

voltage, and reduced DIBL. The drain current can be enhanced by downscaling cylindrical body diameter, reducing band-gap energy, and increasing the work function of the gate metal. This enhances the chances of using the center potential-based model for high-speed VLSI and embedded system applications.

References

- [1] Young KK. Short-channel effect in fully-depleted SOI MOSFETs. *IEEE T Electron Dev* 1989; 36: 399-402.
- [2] Skotnicki T, Merckel G, Pedron T. The voltage-doping transformation and new approach to the modeling of MOSFETs short-channel effects. *IEEE Electr Device L* 1988; 9: 109-112.
- [3] Colinge JP. Multiple-gate SOI MOSFETs. *Solid State Electron* 2004; 48: 897-905.
- [4] Park JT, Colinge JP. Multiple-gate SOI MOSFETs: device design guidelines. *IEEE T Electron Dev* 2002; 49: 2222-2229.
- [5] Kranti A, Haldar S, Gupta RS. Analytical model for threshold voltage and $I-V$ characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET. *Microelectron Eng* 2001; 56: 241-259.
- [6] Colinge JP. From gate-all-around to Nanowire MOSFETs. In: *IEEE Semiconductor Conference*; 15–17 October 2007; Sinaia, Romania. New York, NY, USA: IEEE. pp. 11-17.
- [7] Pratap Y, Ghosh P, Haldar S, Gupta RS, Gupta M. An analytical subthreshold current modeling of cylindrical gate all around (CGAA) MOSFET incorporating the influence of device design engineering. *Microelectr J* 2014; 45: 408-415.
- [8] Seabaugh AC, Zhang Q. Low-voltage tunnel transistors for beyond CMOS logic. *P IEEE* 2010; 98: 2095-2110.
- [9] Ionescu AM, Riel H. Tunnel field-effect transistors as energy-efficient electronic switches. *Nature* 2011; 479: 329-337.
- [10] Lu H, Seabaugh A. Tunnel field-effect transistors: state-of-the-art. *IEEE J Electron Devices Soc* 2014; 2: 44-49.
- [11] Shen C, Yang LT, Toh EH, Heng CH, Samudra GS, Yeo YC. A new robust non-local algorithm for band-to-band tunneling simulation and its application to tunnel-FET. *Solid State Electron* 2011; 57: 23-30.
- [12] Zhang L, Lin X, He J, Chan M. An analytical charge model for double-gate tunnel FETs. *IEEE T Electron Dev* 2012; 59: 3217-3223.
- [13] Bhushan B, Nayak K, Rao VR. DC compact model for SOI tunnel field-effect transistors. *IEEE T Electron Dev* 2012; 59: 2635-2642.
- [14] Cui N, Liu L, Xie Q, Tan Z, Liang R, Wang J, Xu J. A two-dimensional analytical model for tunnel field effect transistor and its applications. *Jpn J Appl Phys* 2013; 52: 0443031.
- [15] Wan J, Royer CL, Zaslavsky A, Cristoloveanu S. A tunneling field effect transistor model combining inter-band tunneling with channel transport. *J Appl Phys* 2011; 110: 10450301.
- [16] Lee MJ, Choi W. Analytical model of single-gate silicon-on-insulator (SOI) tunneling field-effect transistors (TFETs). *Solid State Electron* 2011; 63: 110-114.
- [17] Bardon MG, Neves HP, Puers R, Van HC. Pseudo-two-dimensional model for double-gate tunnel FETs considering the junctions depletion regions. *IEEE T Electron Dev* 2010; 57: 827-834.
- [18] Pan A, Chui CO. A quasi-analytical model for double-gate tunneling field-effect transistors. *IEEE Electr Device L* 2012; 33: 1468-1470.
- [19] Hraziia, Vladimirescu A, Amara A, Anghel C. An analysis on the ambipolar current in Si double-gate tunnel FETs. *Solid State Electron* 2012; 70: 67-72.
- [20] Yadav M, Bulusu A, Dasgupta S. Two dimensional analytical modeling for asymmetric 3T and 4T double gate tunnel FET in sub-threshold region: potential and electric field. *Microelectr J* 2013; 44: 1251-1259.
- [21] Narang R, Saxena M, Gupta RS, Gupta M. Drain current model for a gate all around (GAA) p–n–p–n tunnel FET. *Microelectr J* 2013; 44: 479-488.

- [22] Vishnoi R, Kumar MJ. Compact analytical drain current model of gate-all-around nanowire tunneling FET. *IEEE T Electron Dev* 2014; 61: 2599-2603.
- [23] Dash S, Mishra GP. A 2-D analytical cylindrical gate tunnel FET (CG-TFET) model: impact of shortest tunneling distance. *Advances in Natural Sciences: Nanoscience and Nanotechnology* 2015; 6: 035005-1-10.
- [24] Dubey S, Santra A, Saramekala G, Kumar M, Tiwari PK. An analytical threshold voltage model for triple-material cylindrical gate-all-around (TM-CGAA) mosfets. *IEEE T Nanotechnol* 2013; 12: 766-774.
- [25] Auth CP, Plummer JD. Scaling theory for cylindrical fully-depleted, surrounding gate MOSFET's. *IEEE Electr Device L* 1997; 18: 74-76.
- [26] Pan A, Chen S, Chui CO. Electrostatic modeling and insights regarding multigate lateral tunneling transistors. *IEEE T Electron Dev* 2013; 60: 2712-2720.
- [27] Liu L, Mohata D, Datta S. Scaling length theory of double-gate inter-band tunnel field-effect transistors. *IEEE T Electron Dev* 2012; 57: 827-834.
- [28] Gholizadeh M, Hosseini SE. A 2-D analytical model for double-gate tunnel FETs. *IEEE T Electron Dev* 2014; 61: 1494-1500.
- [29] Kane EO. Zener tunneling in semiconductors. *J Phys Chem Solids* 1960; 12: 181-188.
- [30] Dash S, Mishra GP. A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET). *Superlattice Microst* 2015; 86: 211-220.
- [31] Synopsys. Sentaurus Device User Guide. Mountain View, CA, USA: Synopsys, Inc., 2010.