

Turkish Journal of Electrical Engineering & Computer Sciences

http://journals.tubitak.gov.tr/elektrik/

Γ**ΑΚ**

Research Article

A novel adaptive hysteresis DC-DC buck converter for portable devices

Sung Sik PARK^(b), Ju Sang LEE^(b), Sang Dae YU^{*(b)}

School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea

Received: 07.09.2018	•	Accepted/Published Online: 16.11.2018	•	Final Version: 22.03.2019
----------------------	---	---------------------------------------	---	----------------------------------

Abstract: This paper presents a new technique that adjusts the hysteresis window depending on the variations in load current caused by a voltage-mode circuit to reduce the voltage and current ripples. Moreover, a compact current-sensing circuit is used to provide an accurate sensing signal for achieving fast hysteresis window adjustment. In addition, a zero-current detection circuit is also proposed to eliminate the reverse current at light loads. As a result, this technique reduces the voltage ripple below 8.08 mV_{pp} and the current ripple below 93.98 mA_{pp} for a load current of 500 mA. Circuit simulation is performed using 0.18 μ m CMOS process parameters.

Key words: DC-DC buck converter, zero-current detection, hysteresis comparator

1. Introduction

DC-DC buck converters are widely used in portable devices like cellular phones, laptop computers, and digital cameras etc. To obtain the effective power conversion, these converters must satisfy several key specifications, such as wide load current range, low voltage and current ripples, fast transient response, high power efficiency, stable operation, and simplicity. For such conversion, hysteresis DC-DC buck converters have been studied as a core technology [1–8]. However, the conventional hysteresis DC-DC buck converter has low power efficiency at light loads due to its high voltage and current ripples. To improve the power efficiency, a hysteresis DC-DC buck converter was proposed [9]. This converter is based on an adaptive window control circuit to reduce the voltage and current ripples. The input signals for the adaptive window control are generated by additional current-mode circuits. These circuits are composed of a current-sensing circuit, a continuous conduction mode (CCM) and discontinuous conduction mode (DCM) selection circuit. Thus, it can be seen that this approach to control the inductor current is somewhat complex.

In this paper, we present a simple adaptive window control circuit which dynamically generates the high and low hysteresis threshold voltages V_H and V_L by a voltage-mode circuit instead of the current-mode circuit. A current-sensing circuit is compactly designed so that the number of transistors for realizing it is reduced to about half as compared to other current-sensing circuits. Besides, a zero-current detection (ZCD) circuit is proposed not only to completely eliminate a reverse current at light loads, but also to automatically operate in the DCM or the CCM without their selection circuit.

The organization of this paper is as follows. The proposed control strategy and a circuit implementation using hysteresis control are described in Section 2. Simulation results validating the this strategy are presented and discussed in Section 3, and Section 4 gives the conclusion.

^{*}Correspondence: sdyu@mail.knu.ac.kr

2. Hysteresis DC-DC buck converter

2.1. Conventional hysteresis DC-DC buck converter circuit

Figure 1 shows the block diagram of the conventional hysteresis DC-DC buck converter, consisting of a fixedwindow hysteresis comparator, a dead time control circuit, and a power PMOS (M_P) and a NMOS (M_N) switch. The fixed-window hysteresis comparator uses high (V_H) and low (V_L) threshold voltages to compare the output feedback voltage (V_f). When V_f exceeds V_H , the power M_P switch is turned off and the power M_N switch is turned on. When V_f becomes lower than V_L , the power M_P switch is turned on and the power M_N switch is turned off. This repetitive process produces a constant average output voltage. However, owing to the fixed hysteresis window, the voltage and current ripples increase under certain load conditions, thus reducing the power efficiency and potentially rendering the system unstable.



Figure 1. Block diagram of a conventional hysteresis DC-DC buck converter.

2.2. Proposed adaptive hysteresis DC-DC buck converter circuit

Figure 2 shows the control strategy of the proposed adaptive hysteresis DC-DC buck converter. Its salient feature is that the voltage and current ripples are reduced by voltage-mode circuit according to the load, i.e. high load, light load, and very light load.



Figure 2. Control strategy of the proposed adaptive hysteresis DC-DC buck converter.

To improve the hysteresis DC-DC buck converter operating parameters, an enhanced control method is proposed, as shown in Figure 3. The distinctive feature of this circuit configuration is that the hysteresis comparator window is automatically controlled by the voltage-mode circuit. It also automatically operates in the DCM or CCM according to the variation in the load current through the proposed ZCD circuit without their selection circuit. Thus, the proposed architecture is fast-settling and significantly reduces the voltage and current ripples compared to a conventional hysteresis DC-DC buck converter.



Figure 3. Block diagram of the proposed adaptive hysteresis DC-DC buck converter.

The AC component of the output voltage is given by

$$\Delta V_{\rm out} = \Delta V_{\rm ESR}(t) + \Delta V_{\rm c}(t) = \Delta i_{\rm L}(t) R_{\rm ESR} + \frac{1}{C} \int \Delta i_{\rm L}(t) dt, \qquad (1)$$

where the change $\Delta V_{\text{ESR}}(t)$ is the voltage across the parasitic resistance, R_{ESR} , and the change $\Delta V_{\text{c}}(t)$ is the voltage across the capacitor, C. The change $\Delta V_{\text{f}}(t)$ in feedback voltage, V_{f} , can be written as

$$\Delta V_{\rm f}(t) = \frac{R_2}{R_1 + R_2} \Delta V_{\rm out} = \frac{R_2}{R_1 + R_2} \left(\Delta i_{\rm L}(t) R_{\rm ESR} + \frac{1}{C} \int \Delta i_{\rm L}(t) dt \right). \tag{2}$$

The hysteresis control is determined by the proportional term, which is the first term in (2). Thus, by omitting the integral term, $\Delta V_{\rm f}(t)$ and $\Delta i_{\rm L}(t)$ can be substituted into hysteresis window $\Delta H_{\rm ys}$ and inductor current ripple $\Delta I_{\rm L}$, respectively. $\Delta I_{\rm L}$ can be written as

$$\Delta I_{\rm L} = \frac{(R_1 + R_2)\Delta H_{\rm ys}}{R_2 R_{\rm ESR}}.$$
(3)

The switching frequency, $f_{\rm s}\,,$ of the buck converter can be written as

$$f_{\rm s} \simeq \frac{V_{\rm out}(V_{\rm in} - V_{\rm out})}{V_{\rm in}L} \frac{1}{\Delta I_{\rm L}}.$$
(4)

Then, by substituting Eq. (3) into Eq. (4), the switching frequency f_s can be expressed as

$$f_{\rm s} \simeq \frac{V_{\rm out}(V_{\rm in} - V_{\rm out})}{V_{\rm in}L} \frac{R_2 R_{\rm ESR}}{(R_1 + R_2)\Delta H_{\rm ys}},$$
(5)

809

where the R_2 is incorporated into the calculation of f_s . Therefore, the switching frequency of the proposed adaptive hysteresis DC-DC buck converter can be increased even for a small value of $R_{\rm ESR}$ by selecting the resistor R_2 appropriately.

Tables 1 and 2 show the state of power MOSFETs according to the hysteresis comparator operation in the CCM and DCM, respectively.

Operation condition	Output	Power MOSFET state
$V_{c} > V_{cr}$	High signal	$PMOS M_P : off$
$v_{\rm f} > v_{\rm H}$		NMOS M_N : on
Ve < Ve	Low signal	$PMOS M_P : on$
$v_{\rm f} < v_{\rm L}$		NMOS M_N : off

Table 1. The state of power MOSFETs according to the hysteresis comparator operation in the CCM.

Table 2. The state of power MOSFETs according to the hysteresis comparator operation in the DCM.

Operation condition	Output	Power MOSFET state
$V_{\rm f} > V_{\rm H}$	High signal	$\begin{array}{l} {\rm PMOS} \ {\rm M}_{\rm P}: \ {\rm off} \\ {\rm NMOS} \ {\rm M}_{\rm N}: \ {\rm off} \\ {\rm (Controlled} \ {\rm by} \ {\rm ZCD}) \end{array}$
$V_{ m f} < V_{ m L}$	Low signal	PMOS M_P : on NMOS M_N : off (Controlled by ZCD)

2.3. Voltage-mode circuit

2.3.1. Current sensing circuit

One of the essential building blocks of the proposed adaptive hysteresis DC-DC buck converter is the currentsensing circuit. The inductor current which provides the information of supply and output voltage should be accurately sensed when the power PMOS (M_P) is on. Several different current-sensing techniques have been published and implemented [9–11]. These techniques suffer from some drawbacks such as complicated circuit design, so such techniques can be limited to current-sensing applications.

Figure 4 shows the compact current-sensing circuit proposed to achieve fast hysteresis window adjustment depending on the variation in the load current. The current flowing through the power PMOS (M_P) is sensed instead of the inductor current. In the on-state, the node voltages V_A , V_B , and V_C can be expressed as

$$V_{\rm A} = V_{\rm in} - \frac{R_{\rm on3}R_{\rm onP}I_{\rm P}}{R_{\rm on6} + R_{\rm on3}} = V_{\rm in} - \frac{R_{\rm onP}I_{\rm P}}{1 + \frac{R_{\rm on6}}{R_{\rm on3}}},\tag{6}$$

$$V_{\rm B} = V_{\rm in} - (I_{\rm sen} R_{\rm on1}),\tag{7}$$

and

$$V_{\rm C} = V_{\rm A} - (I_{\rm on}R_{\rm on4}),\tag{8}$$

810



Figure 4. Diagram of the proposed current-sensing circuit.

where $I_{\rm P}$, $I_{\rm on}$, and $I_{\rm sen}$ denote the drain current of the power PMOS (M_P), the drain current of M4, and the sense current that flows through M2, respectively. The equivalent resistance between the source and drain can be expressed as

$$R_{\rm on} = \frac{L}{\mu_{\rm p} C_{\rm OX} W(V_{\rm SG} - |V_{\rm TP}|)},\tag{9}$$

where $\mu_{\rm p}$, $C_{\rm ox}$, L, W, $V_{\rm SG}$, and $V_{\rm TP}$ represent the effective channel mobility, gate oxide capacitance per unit area, channel length and width of a MOSFET transistor, source-gate voltage, and threshold voltage, respectively. The sense current can be expressed as

$$I_{\rm sen} = \frac{R_{\rm onP}I_{\rm P}}{\left(\frac{R_{\rm on6}}{R_{\rm on3}} + 1\right)R_{\rm on1}}.$$
(10)

The sense ratio is determined by the parameter R_{on6}/R_{on3} and the aspect ratio of the power PMOS (M_p) and M1. With R_{on6}/R_{on3} selected properly, I_{sen} could be sufficiently small for a low-power DC-DC converter with high load current. For adaptive hysteresis DC-DC buck converter application, only the sensing voltage, V_{fb} , is required in a voltage-mode adaptive hysteresis window control circuit during the on-state. In the off-state, there is only a small amount of current flowing through the sensing resistor R_{SEN}.

2.3.2. Voltage-mode adaptive hysteresis window control circuit

Figure 5 shows a voltage-mode adaptive hysteresis window control circuit. The voltage divider formed by resistors $R_{\rm on1}$, $R_{\rm H1}$, and $R_{\rm H2}$ generates $V_{\rm H}$ and $V_{\rm L}$ at the two output nodes. The voltage divider input $V_{\rm fb}$ is supplied by a current-sensing circuit depending on the variation in the load current. $V_{\rm H}$ and $V_{\rm L}$ are defined by Eqs. (11) and (12), respectively. $\Delta H_{\rm ys}$ is expressed in (13), emphasizing its dependency on $V_{\rm fb}$.

$$V_{\rm H} = \frac{R_{\rm H1} + R_{\rm H2}}{R_{\rm on1} + R_{\rm H1} + R_{\rm H2}} V_{\rm fb},\tag{11}$$

$$V_{\rm L} = \frac{R_{\rm H2}}{R_{\rm on1} + R_{\rm H1} + R_{\rm H2}} V_{\rm fb},\tag{12}$$

$$\Delta H_{\rm ys} = V_{\rm H} - V_{\rm L} = \frac{R_{\rm H1}}{R_{\rm on1} + R_{\rm H1} + R_{\rm H2}} V_{\rm fb}.$$
(13)

811



Figure 5. Diagram of the proposed voltage-mode adaptive hysteresis window control circuit.

2.4. Zero-current detection circuit

2.4.1. Conventional zero-current detection circuit

A ZCD circuit is required to improve the power conversion efficiency in the DCM by preventing a reverse current from flowing backwards to the source. Figure 6a shows a schematic of a conventional ZCD. As shown by the waveforms in Figure 6b, this circuit does not completely eliminate a reverse current. The inductor current ramps up when the power PMOS switch is turned on, and ramps down when the power NMOS switch is turned on. The power NMOS switch is turned off by the ZCD circuit when the current decreases and crosses zero in the DCM. At this moment, resonance occurs at the floating V_x node in the inductor and the parasitic capacitors at both ends of the power switches owing to the residual energy present in the reactive elements. The damping produced by the resistance of the inductor itself does not significantly reduce the resonance, owing to its low ohmic value. A large resonance amplitude could greatly affect other circuits, impact power conversion efficiency at light and very light loads, and cause electromagnetic interference (EMI).

2.4.2. Proposed zero-current detection circuit

To resolve these problems, a ZCD circuit with no resonance ringing that also includes a detection and a control logic circuit is proposed, as shown in Figure 7a. When a reverse current is detected at the Vx node, a logic high signal is generated by the comparator and further applied to the clock input of D1. Depending on the load value, Vn and Vp change their frequency. The inverted Vn is connected to the reset at D1 and to the clock at D2. In addition, the D input of D2 is connected to the Q output of D1; thus, the output of D2 is directly influenced by the frequency of Vn. D2 plays one of the most important roles in the proposed ZCD, as shown in Figures 7b and 7c, with its operation depending on the load value. If the load is less than 53 mA (DCM), the Q output of D2 becomes logic low. This signal and Vn pass through the AND gate to turn off the power NMOS



Figure 6. (a) Diagram of a conventional ZCD and (b) output timing diagram when a ZCD event occurs.

 M_N switch. Furthermore, if the load is higher than 54 mA (CCM), the Q output of D2 becomes logic high, and this signal and Vn pass through the AND gate to turn on the power NMOS M_N switch. The proposed ZCD circuit automatically operates in the DCM or CCM on the basis of variation in the load current without their selection circuit. The M1 switch is designed so that the leakage current compensation and the output current (inductor current) are allowed to rise from 0 mA to several milliamperes, as shown in Figure 8a. The M2 switch is designed to prevent ringing of the output current, as shown in Figure 8b.

3. Simulation results

Figure 9 shows the voltage and current ripples for a load current of 500 mA at an input voltage of 1.8 V and an output voltage of 1.2 V. The voltage and current ripples of the proposed adaptive hysteresis DC-DC buck converter are estimated respectively at 8.08 mV_{pp} and 93.98 mA_{pp} for the 500 mA load condition, as shown in Figure 9.

Figure 10 shows the voltage and current ripples in DCM operation under a no-load condition. The voltage ripple is 163.13 μV_{pp} , the current ripple is 2.11 mA_{pp}. Figure 11 shows the current ripple for a load current of 25 mA. The minimum current ripple ΔI_{Lmin} is to increase from 0 mA to 1 mA to prevent ringing and the reverse current.



Figure 7. (a) Diagram of the proposed ZCD and the timing diagrams of V_{n1} for loads of (b) 53 mA and (c) 54 mA.



Figure 8. Timing diagrams when the (a) M1 and (b) M2 switches operate.



Figure 9. Voltage and current ripples for a 500 mA load current: voltage ripple and current ripple.



Figure 10. Voltage and current ripples during DCM operation under no-load conditions.

Figure 12 shows the voltage and current ripples under transient load transient conditions, when the load current changes from 0 mA to 500 mA and from 500 mA to 0 mA. For these cases, the output of the proposed adaptive hysteresis DC-DC buck converter can recover within 6.14 μ s for a rising load current transient, and within 4.53 μ s for a falling load current transient.



Figure 11. Current ripple of the proposed ZCD during DCM operation for a load current of 25 mA.



Figure 12. Load transient response voltage and current ripples: load currents from 0 mA to 500 mA and from 500 mA to 0 mA.

Figures 13a and 13b shows comparison of the voltage and current ripples for the conventional and proposed buck converters. The current ripple is reduced from 65% (conventional) to 9% (proposed) and the voltage ripple is reduced from 85% (conventional) to 5% (proposed). Figure 13c compares the power efficiency of the conventional and proposed buck converters, showing that the efficiency of the proposed converter improved by up to 9.5% in the DCM operation. Chiefly, the proposed adaptive hysteresis DC-DC buck converter operates at lower current and voltage ripple, exhibiting higher power efficiency than the conventional hysteretic DC-DC buck converter.

Comparison of the performances of the designed novel adaptive hysteresis DC-DC buck converter with the work [9] is made in Table 3. The circuit simulation of the proposed converter was implemented with 0.18 μ m CMOS process parameters. The switching frequency of the proposed converter is from 319.57 kHz to 732.06 kHz for 0 mA to 500 mA load conditions, respectively. The proposed converter reduces the voltage ripple below 8.08 mVpp and the current ripple below 93.98 mApp for a load current of 500 mA. The maximum efficiency of the proposed converter is around 95.2% and the small inductor is able to make the circuit smaller. For demonstrating the fast-transient response, the load current changes from 0 to 500 mA and back to 0 mA with rising time of 6.14 μ s and falling time of 4.53 μ s.

4. Conclusion

This paper presented a new technique aiming to improve the performance of the conventional hysteretic DC-DC buck converter. The proposed converter adjusts the hysteresis window depending on the variation in



Figure 13. Simulation results at different loads: (a) current ripple, (b) voltage ripple, and (c) power efficiency.

Parameter	[9]	This work	
Technology	$0.35~\mu{ m m}$	$0.18 \ \mu \mathrm{m}$	
Switching frequency	$35~\mathrm{kHz}$ to $400~\mathrm{kHz}$	$319.57~\mathrm{kHz}$ to $732.06~\mathrm{kHz}$	
Input voltage	5 V	1.8 V	
Output voltage	2.9 V	1.2 V	
Output inductor, L	$20 \ \mu H$	$4.7 \ \mu \mathrm{H}$	
Output capacitor, C	$20 \ \mu F$	$4.7 \ \mu F$	
Output load current	$0~\mathrm{mA}$ to $800~\mathrm{mA}$	$0~\mathrm{mA}$ to 500 mA	
Output voltage ripple	$15~\mathrm{m}V_\mathrm{pp}@~500~\mathrm{mA}$	$8.08 \text{ m}V_{\text{pp}} @ 500 \text{ mA}$	
Output current ripple	Not included	93.98 m $A_{\rm pp}$ @ 500 mA	
Power peak efficiency	96% @ Vout = 2.9 V	95.2% @ Vout = 1.2 V	
Transient recovery time	$\begin{array}{c} 32 \ \mu \mathrm{s} \ (0 \rightarrow 800 \ \mathrm{mA}) \\ 10 \ \mu \mathrm{s} \ (800 \rightarrow 0 \ \mathrm{mA}) \end{array}$	$\begin{array}{c} 6.14 \ \mu \text{s} \ (0 \rightarrow 500 \ \text{mA}) \\ 4.53 \ \mu \text{s} \ (500 \rightarrow 0 \ \text{mA}) \end{array}$	

 Table 3. Performance comparison.

load current. Moreover, a compact current-sensing circuit was proposed to provide an accurate sensing signal for achieving fast hysteresis window adjustment. In addition, this paper presented the novel ZCD circuit to eliminate the reverse current at light loads. This ZCD performance showed that the efficiency of the proposed converter improved by up to 9.5% in the DCM operation. This ZCD circuit also automatically operates in the DCM or CCM according to the variation in the load current without their selection circuit. Simulation results show that the output voltage ripple can be effectively reduced to 8.08 mV_{pp} to achieve a high power conversion efficiency and excellent regulation performance for a load current of 500 mA. Therefore, the proposed technique can be helpfully used in DC-DC buck converters for portable devices.

References

- [1] Su F, Ki W, Tsui C. Ultra fast fixed-frequency hysteretic buck converter with maximum charging current control and adaptive delay compensation for DVS applications. IEEE J Solid-St Circ 2008; 43: 815-822.
- [2] Li P, Bhatia D, Xue L, Bashirullah R. A 90–240 MHz hysteretic controlled DC-DC buck converter with digital phase locked loop synchronization. IEEE J Solid-St Circ 2011; 46: 2108-2119.
- [3] Hu K, Lin S, Tsai C. A fixed-frequency quasi-V² hysteretic buck converter with PLL-based two-stage adaptive window control. IEEE T Circuits-I 2015; 62: 2565-2573.
- [4] Nashed M, A. Fayed A. Current-mode hysteretic buck converter with spur-free control for variable switching noise mitigation. IEEE T Power Electr 2018; 33: 650-664.
- [5] Fang C, Redl R. Switching frequency determination of DC-DC converters with hysteretic control. IEEE T Power Electr 2018; 33: 2723-2729.
- [6] Santoro F, Kuhn R, Gibson N, Rasera N, Tost T, Graeb H, Wicht B, Brederlow R. A hysteretic buck converter with 92.1% maximum efficiency designed for ultra-low power and fast wake-up SoC applications. IEEE J Solid-St Circ 2018; 53: 1856-1868.
- [7] Wu K, Hung S, Shieh S, Hwang B, Hung, Chen C. Current-mode adaptively hysteretic control for buck converters with fast transient response and improved output regulation. In: IEEE 2014 International Symposium on Circuits and Systems; 1-5 June 2014; Melbourne VIC, Australia; IEEE. pp. 950-953.
- [8] Adell P, Sun M, Joshi K, Allen G, Yang Z, Bakkaloglu B. Radiation-tolerant digital multiphase current-mode hysteretic point-of-load regulator. IEEE T Nucl Sci 2018; 65: 896-902.
- [9] Huang H, Chen C, Chen K. Adaptive window control (AWC) technique for hysteretic DC-DC buck converters with improved light and heavy load performance. IEEE T Power Electr 2009; 24: 1607-1616.
- [10] Leung C, Mok P, Leung K, Chan M. An integrated CMOS current-sensing circuit for low-voltage current-mode buck regulator. IEEE T Circuits-II 2005; 52: 394-397.
- [11] Yuan B, Lai X, Liu Y. Load current-sensing circuit integrated in high-frequency PWM/PFD hybrid DC-DC buck conveter. Electron Lett 2014; 50: 1310-1312.