

## A process-tolerant low-power adder architecture for image processing applications

Bharat GARG<sup>1,\*</sup>, G. K. SHARMA<sup>2</sup>

<sup>1</sup>Electronics and Communication Engineering, Faculty of Engineering, Thapar University, Patiala, India

<sup>2</sup>ABV-Indian Institute of Information Technology and Management Gwalior, India

Received: 02.09.2018

Accepted/Published Online: 06.01.2019

Final Version: 15.05.2019

**Abstract:** The aggressive CMOS technology scaling in the sub-100-nm regime leads to highly challenging VLSI design due to the presence of unreliable components. The delay failures in arithmetic units are increasing rapidly due to the increased effect of process variation (PV) in scaled technology. This paper introduces a novel process-tolerant low-power adder (Prot-LA) architecture for error-tolerant applications. The proposed Prot-LA architecture segments the operands into two parts and computes addition of the upper parts in carry-propagate, whereas it computes the lower parts in a carry-free manner. In the Prot-LA, the number of bits in carry-propagate and carry-free additions can be reconfigured based on the amount of PV. An on-chip PV detector is embedded to determine the PV severity. Because of this reconfigurability, the proposed adder completes the carry propagation with minimum error even under severe process variation. The simulation results show that proposed Prot-LA provides 19.9% reduced power consumption over the state-of-the-art approximate adder. The efficacy of the proposed adder is demonstrated in the real application by designing an image scaling processor (ISP). The simulation results show that the Prot-LA embedded ISP consumes 7.75% reduced energy with 2.43 dB higher PSNR over the existing approximate adder embedded ISP.

**Key words:** Low power, approximate designs, process variation, error-resiliency, image scaler

### 1. Introduction

The rapid development of the VLSI technology has lead to an exponential growth of portable electronic devices that employ several applications to satisfy user demand. Low power is the inherent requirement of all portable devices to extend the battery lifetime, improve reliability, and reduce the cost associated with heat removal. Scaling is no more the solution to address these challenges due to the increased effect of process variation (PV). The intra-die PV exhibits random behavior and may increase or decrease the delay. The die where large computations take place to evaluate the ultimate result, the overall delay comes out to the average value which may not be significant. Therefore, most of the existing techniques try to mitigate inter-die PV due to having systematic behavior. The PV-induced delay spread is almost 30% at 70-nm technology and raises to more than 50% at 45-nm technology [1, 2], which reduces the yield of the chip significantly. The logic required to mitigate the effect of PV is becoming more costly in terms of area, power, and performance. Therefore, there is a growing need for designs that jointly address the process variation effect and low power requirement.

There are numerous applications that do not demand exact computations while processing the input data i.e. these applications can accept certain amount of error. The relaxation of computational accuracy in these applications is due to the limited perception of human vision, existence of redundancy in input data, and

\*Correspondence: bharat.garg@thapar.edu

nonexistence of accurate output. These applications include image/video processing, artificial neural networks, etc. and are commonly known as error-tolerant applications. The conventional design approaches that perform accurate computations become inefficient designs for these applications. The approximate designs reduce power consumption while exhibiting acceptable error in output such that overall quality is maintained. Since addition is the fundamental operation that is used in the computations, the design of process-tolerant low-power adder is the critical requirement.

This paper presents a novel process-tolerant low-power adder architecture that jointly addresses the technology issue and provides improved speed-power-accuracy-area trade-off. The major contributions of the paper are:

1. A novel algorithm and architecture of reconfigurable carry-propagate adder (RCPA) is proposed that can dynamically change the number of bits to be added with/without carry propagation.
2. Proposed a novel full adder circuit that can compute accurate/approximate sum based on the control signal.
3. A novel process-tolerant adder architecture is proposed that can detect process severity and can configure the number bits which will be added accurately without timing failure.
4. Finally, the paper demonstrates improved performance of the proposed adder over the state-of-the-art adder architectures in the image scaling processor.

The rest of the paper is organized as follows: Section 2 explores various approximate adder architectures that exhibit performance-quality trade-off. A novel process-tolerant adder architecture is presented in Section 3 while the analysis of PV severity is presented in Section 4. Section 5 first evaluates and compares the performance of the proposed adder over the existing architectures as a standalone arithmetic unit and then evaluates its efficacy in the image processing application. Finally, the work is concluded in Section 6.

## 2. Literature review

The last few decades show a healthy competition between researchers to develop designs for the energy/power-efficient VLSI chips. All these designs exhibit trade-off in different design metrics such as area, power, and delay. To further improve the performance of these designs, the concept of approximate computing is utilized which provides acceptable results besides underlying some incorrect computations. Thus, accuracy acts as a new trade-off parameter for these applications and provides improved performance/energy-efficiency at the cost of accuracy/quality [3, 4]. The conventional approaches exploit truncation, overclocking, and voltage overscaling to achieve improved performance in different error-resilient applications [5].

Along with the design of high performance signal processing units via approximate architectures and/or algorithms, low power high performance approximate arithmetic units, such as adders and multipliers have also been proposed via the concept of shortening the critical-path. In the direction of designing adder with reduced carry propagation path, Zhu et al. [6–9] introduced four approximate error-tolerant adders (ETA) namely: ETA-I, ETA-II, ETA-IIM, and ETA IV. In ETA-I [6], input operands are segmented into accurate parts which consist of few most significant bits (MSB) and inaccurate parts which consist of the remaining least significant bits (LSB) to achieve approximate results. ETA-II [8] design cuts the carry propagation to increase the speed of the adder at the cost of large error at MSBs. ETA-IIM is the modified version of ETA-II where more MSBs

are connected through carry-chain to reduce the error. ETA-IV overcomes the short-comings of ETA-II and ETA-IIM by considering high-speed carry-select adder for MSB addition. Further, Shin et al. [10] introduced a data path redesign technique for various adders where the critical path of the carry-chain is curtailed. The logic complexity reduction approach at transistor level is reported in [11] to achieve various imprecise full adders and the efficacy of these approximate adders is demonstrated in the image/video compression algorithms. Kai et al. [12] used a new function speculation technique for designing latency speculative adders. Mazahir et al. presented an area-efficient error correction circuit for the approximate designs [13]. Recently, approximate reverse carry-propagate adder architecture is presented in which carry propagates in a counter-flow manner [14]. The RCPA reduces timing variation-induced large errors at the cost of fixed design-specific error.

Along with approximate designs/architectures, different approximate design methodologies/synthesis approaches have also been introduced [15–17]. Huang et al. [15] presented a general methodology for fidelity-efficiency design space exploration and implemented imprecise adders in CORDIC algorithm at 130-nm technology. A design methodology for reducing power consumption using approximate arithmetic unit cells is presented in [16]. Further, Lee et al. [17] presented a high-level synthesis tool that exploits arithmetic unit precision and voltage scaling to reduce energy consumption while maintaining the quality constraint. Finally, Rahimi et al. [18] presented variability-aware OpenMP environment using shared, variation-tolerant, and accuracy reconfigurable floating point units.

Although the fixed accuracy design techniques discussed above provide improved performance, their scope is limited due to the different accuracy requirement in different applications. To achieve desirable accuracy, Kahng et al. [19] demonstrated an accuracy configurable adder (ACA) where accuracy of the results can be configured during runtime to achieve desired throughput and power efficiency. In the generic accuracy configurable (GeAr) [20], error correction is implemented by changing the inputs to the subadders and reevaluating the partial sums. An iterative accuracy programmable adder that can reconfigure the probability of getting correct output was proposed in [21]. Recently, a reconfigurable carry-look-ahead adder (RCLA) [22] has been presented in which longest carry propagation path is truncated when operated in approximate mode. Since the RCLA exhibits on two operating modes (accurate/approximate), the design must have more approximate modes with different accuracy-performance trade-off for large applicability.

All these aforementioned techniques exploit error tolerance of the application and compute the approximate output. In the nano-scaled design, the effect of process variation is intolerable and cannot be ignored. Therefore, an arithmetic unit that provides process variation tolerance along with the trade-off between quality and performance is highly desirable. The adder architecture proposed in the next section provides acceptable output even under severe process environment.

### 3. Proposed process-tolerant low-power adder (Prot-LA) architecture

This section begins with the architecture of the proposed Prot-LA followed by the algorithm and microarchitectures of its various parts.

#### 3.1. Prot-LA architecture

In the worst case, the PV-induced delay variation may cause delay of the adder to be twice the original delay. In this case, half of the carry propagation will be done correctly. If delay variation is less than the worst case, more carry propagation can be considered to compute the sum. Therefore, in the proposed addition approach,

the operands are divided into two parts: the upper part which consists of some most significant bits (MSB) and the lower part which consists of the remaining least significant bits (LSB). The architecture of the Prot-LA, as shown in Figure 1, consists of conventional accurate adder for MSBs addition, a reconfigurable adder for carry-propagate/carry-free addition of LSBs, controller, and PV detection logic. In the proposed adder, PV detection logic determines the PV severity which is given to the controller to generate a control signal. The Prot-LA reconfigures the lower adder to compute sum either in carry-propagate (accurate) or in carry-free (approximate) manner based on the value of control signal. As the PV severity increases, the control signal reduces (increases) the number of carry-propagate (carry-free) bits to compute the sum which reduces the large error at MSBs. The next subsection details the architecture and working reconfigurable lower part adder i.e. reconfigurable carry-propagate adder.




Figure 1. Architecture of the proposed adder.

### 3.2. Reconfigurable carry propagation adder: algorithm and architecture

In the Prot-LA, the addition of the least significant bits is done by reconfigurable carry propagation adder which computes addition accurately (carry-propagate)/approximately (carry-free) based on the given control signal. The algorithm 1 provides various steps to compute the approximate sum of operands A and B for the given control signal (CTL). The control signal exhibits maximally one bit at logic ‘1’ and other bits are set to logic ‘0’. All bits of control at logic ‘0’ reflects no PV effect. Further, if the higher bit of the CTL is ‘1’, it reflects large PV. The algorithm first computes the operand part for which accurate sum is to be calculated for a given CTL. For the rest of the lower bits, the corresponding sum bits are approximated to 1’s. If all the bits of CTL are ‘0’, the result of the sum will be accurate.

---

**Algorithm 1**  $RCPA(A, B, CTL)$

---

**Inputs:** A: Augend,

B: Addend,

CTL: Control bits

**Output:**  $Sum \approx A + B$

$A_H \leftarrow \text{floor}(A/2^{CTL});$

$B_H \leftarrow \text{floor}(B/2^{CTL});$

$Sum_H \leftarrow A_H + B_H;$


$Sum_L \leftarrow 2^{CTL} - 1;$

$Sum \leftarrow Sum_H \times 2^{CTL} + Sum_L;$

**Return** Sum

---

- ▷ Compute upper part
- ▷ Compute accurate sum
- ▷ Compute approximate sum
- ▷ Compute final sum
- ▷ Return accurate/approximate sum



**Figure 2.** Architecture of the reconfigurable carry-propagate adder.

The architecture of RCPA, as shown in Figure 2, consists of sum generator and controller. The sum generator consists of a modified full adder (MFA) connected in a ripple-carry fashion, whereas the controller consists of cascaded connected OR gates. The carry-free/carry-propagate addition using RCPA can be understood via an example as shown in Figure 3. For the sake of simplicity, two 8-bit numbers,  $A = 01100100$  and  $B = 00110100$  are considered along with 8-bit control signal  $CTL = 00001000$ . Since the  $3^{rd}$  bit of control signal in Figure 3a is at logic ‘1’, the addition of operands (A and B) left of  $3^{rd}$  bit is done in a carry-propagate manner while sum bit of  $3^{rd}$  bit and its right bits are approximated to logic ‘1’. Thus, in the given example, carry will propagate from 5-bit position to 7-bit only. In a similar manner, as shown in Figure 3b, the sum for the same input with different control illustrates more approximation for higher control bit at logic ‘1’.

Index	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CTL	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0
A	0	1	1	0	0	1	0	0	0	1	1	0	0	1	0	0
B	0	0	1	1	0	1	0	0	0	0	1	1	0	1	0	0
Sum	1	0	0	1	1	1	1	1	0	1	1	1	1	1	1	1

**Figure 3.** Proposed RCPA addition approach—an illustration.

In order to achieve the approximate addition within RCPA, a full adder with an additional control signal is required. The MFA computes accurate sum if  $CTL = 0$ , whereas it sets sum value to 1 whenever  $CTL = 1$ . Furthermore, the carry out in the approximate part is set to logic ‘1’. The circuit diagram that achieves this functionality is shown in Figure 4, where it can be seen that it requires four additional transistors (two transistors at sum path and two at the  $C_o$  path) over the accurate 28 transistors full adder circuit.

#### 4. Process variation tolerance

As mentioned in Section 2, the process variation is becoming an increasingly serious issue with each new technology, and it is a very challenging task to address the process variations and low power dissipation simultaneously. This section first investigates the process variations severity on the conventional adder and then shows how the proposed adder reduces the severity of the process variation.

##### 4.1. Adders under process variation

The worst-case carry propagation which occurs rarely in the RCA determines the operating frequency. In the normal mode of operation, the sum at the output is latched correctly as the carry completes its path. Under




Figure 4. Circuit diagram of the proposed modified full adder.

process variation, the delays of adder may vary depending on the process corner where the chip lies [23, 24]. Even at the nominal supply voltage, the process variations may increase the critical path of the adders which are at the slower process corners. The increased delay due process variation produces a large amount of error due to its existence at MSB as shown in Figure 5.




Figure 5. Critical path delay under process variation and supply scaling.

Further, the application of supply voltage scaling to reduce power consumption may increase the critical path delay. Thus, the increased delay in the conventional RCA due to process variation and/or supply scaling may result in a large error as illustrated in Figure 5.

The severity of the error reduces significantly if the probability of failure at MSB is moved to LSB. To compute the process severity, delay monitoring approach is exploited. As the delay of the inverter from low

threshold ( $V_{th}$ ) die is lower than the inverter from a high  $V_{th}$  die, a counter is used to calculate the number of clock cycles in specific time interval given by a calibrate signal as shown in Figure 6. If the delay of the inverter is increased/decreased due to PV, the number of clock pulses counted by the counter will decrease/increase. The proposed adder detects process corner and based on its value it starts the carry propagation from LSB to MSB such that the carry propagation is completed without any failure. Therefore, the large errors at the MSB are avoided at the cost of small errors at the LSBs as shown in Figure 5. In the analysis, area and power overhead due to PV detection logic are not taken into consideration as this circuit is utilized for all the designs available on the chip.




Figure 6. Process variation detection logic.

## 5. Simulation environment and result discussion

To evaluate the efficacy of the proposed adder, we implemented the proposed adder along with existing approximate adders on MATLAB and simulated with 1 million random input patterns. The designs are compared on the basis of extracted error metrics. The efficacy of the proposed adder is evaluated in the image processing application by implementing the image scaling processors (ISP) embedded with proposed and existing adders [25]. These ISPs are simulated with benchmark input images such as Lena, Mandrill, Cameraman etc. and are compared based on the simulation results. Further, we implemented the adders and ISPs in Verilog and synthesized using Synopsys' Custom Designer to achieve Verilog netlist. The Spice netlist is extracted from Verilog netlist and simulated with 1000 patterns using 45-nm PDK.

In the following subsections, different quality metrics are first explained followed by comparative analysis of the proposed adder over the state-of-the-art adder architectures as a standalone and in-the-application arithmetic unit.

### 5.1. Quality metrics

As the concept of approximate computing has attracted significant interest in recent years, apart from different approximate designs, researchers have investigated imprecise/approximate design metrics. Along with the commonly used error metrics such as mean error ( $\mu$ ) and mean square error (MSE), the following parameters are utilized to evaluate the efficacy of the proposed design.

### 5.1.1. Mean error distance (MED) [26]

It is computed by averaging all error distances (EDs) as expressed by:

$$MED = \frac{1}{S} \sum_{i=1}^S |ED_i|, \quad (1)$$

where ED is the difference between the correct and erroneous output, S is the sample space, and  $ED_i$  is the error distance in  $i^{th}$  value. Although it is easy to evaluate, its value increases with increase in the size of the design. Thus, it does not effectively evaluate the approximation technique rather evaluates the available design.

### 5.1.2. Normalized error distance (NED) [26]

It is the MED normalized to maximum error and thus characterizes the approximate techniques efficiently. Its values for the given approximate technique is the same and independent of design size.

$$NED = \frac{MED}{max(EDs)} \quad (2)$$

### 5.1.3. Peak signal to noise ratio (PSNR)

The most commonly used metrics to evaluate the error in the image/video processing applications is the PSNR. It is the ratio of maximum signal power to the associated noise power. The PSNR in dB is given by:

$$PSNR = 20 \log_{10}(I_{max}/\sqrt{MSE}), \quad (3)$$

where  $I_{max}$  and MSE are the maximum values of the input signal and mean square error, respectively.

### 5.1.4. Structural similarity index metric (SSIM) [27]

It provides pixel to structural-based analysis and represents structure of objects in the scene, independent of the average luminance and contrast. It is given by:

$$SSIM(x, y) = \frac{(2\mu_x\mu_y + C_1)(2\sigma_{xy} + C_2)}{(\mu_x^2 + \mu_y^2 + C_1)(\sigma_x^2 + \sigma_y^2 + C_2)}. \quad (4)$$

Although SSIM which quantifies the structural similarity between the original and reconstructed image has gained good attention, the most frequently used quality parameter for image processing is the PSNR.

## 5.2. Quality/accuracy analysis

The above-mentioned quality metrics were obtained for the proposed and existing adder architectures by implementing on MATLAB and simulating with 1 million random input patterns. We equally divided the operands into two parts while designing ETA-I adder, and divided them equally into three parts while designing ETA-II and ACA adder architectures. In ETA-IIM and ETA-IV, most significant two subadders were combined to achieve large carry propagation at the MSBs part. Furthermore, no error correction was done and a single approximate mode was considered while evaluating error metrics of ACA. Table 1 reflects the error metrics for various varying bit-width approximate adders. Adders ETA-IIM and ETA-IV have the same error characteristic; therefore, simulation results of only ETA-IIM is presented.



**Table 1.** Quality metrics comparison for varying bit-width adder architectures.

Bit width	Adder architecture	MED	NED	MSE	PSNR (dB)
8-bit	ETA-I [6]	1.61	0.032	7.28	423.7
	ETA-II [7]	3.19	0.028	99.8	402.0
	ETA-IIM[8]	2.05	0.018	63.2	429.3
	ACA [19]	3.64	0.036	116.8	396.0
	RCLA[22]	2.89	0.022	87.6	417.4
	ProtLA	0.66	0.013	1.20	441.7
16-bit	ETA-I [6]	0.11	0.0032	0.06	470.7
	ETA-II [7]	0.21	0.0019	2.38	468.4
	ETA-IIM[8]	0.16	0.0016	1.19	488.3
	ACA [19]	0.24	0.0028	4.04	429.6
	RCLA [22]	0.30	0.0030	5.18	412.3
	ProtLA	0.005	0.0009	0.0001	532.1
32-bit	ETA-I [6]	$4.3 \times 10^{-4}$	0.0012	$1.3 \times 10^{-6}$	579.2
	ETA-II [7]	0.266	0.0027	4.04	429.6
	ETA-IIM[8]	0.121	0.0018	0.02	501.2
	ACA [19]	0.52	0.058	85	330.1
	RCLA [22]	0.82	0.071	98.5	307.6
	ProtLA	$1.7 \times 10^{-7}$	0.0004	$1.5 \times 10^{-8}$	739.1


It can be observed that proposed ProtLA infers the small value of error metrics such as MED and NED along with the high value of PSNR. Furthermore, the error metrics of the ETA-I and ProtLA reduce with increasing the size of the adder due to more carry propagation in the accurate part. The error metrics of 32-bit ETA-II and ACA adders are poorer than 16-bit adders due to consideration of similar subadder size i.e. same carry propagation to exhibits similar delay characteristic. Furthermore, it can be observed that the error metrics of RCLA are better than those of the ACA for 8-bit adder but become very poor for larger bit-width designs. Finally, the proposed ProtLA provides superior error metrics even for the larger bit-width adder.

Since the image scalers are now widely used in many fields of image/video processing from consumer electronics to medical imaging to make image capturing and output display devices independent, the efficacy of the proposed adder is evaluated in the image scaling processor (ISP). Among the several image scaling algorithm, the bilinear interpolation that is the most computation-efficient is significantly used for designing image scaler [25]. The intermediate pixel (T) as shown in Figure 7, in bilinear interpolation algorithm is computed using Eqs. (5-7), where  $in_{(i,j)}$ ,  $in_{(i+1,j)}$ ,  $in_{(i,j+1)}$ ,  $in_{(i+1,j+1)}$  are four neighboring pixels,  $y_d$  and  $x_d$  are the distances from original pixel to the target pixel in vertical and horizontal directions respectively.

$$I_1 = (1-x_d) \times in_{(i,j)} + x_d \times in_{(i+1,j)}, \quad (5)$$

$$I_2 = (1-x_d) \times in_{(i,j+1)} + x_d \times in_{(i+1,j+1)}, \quad (6)$$

$$T = (1-y_d) \times I_1 + y_d \times I_2. \quad (7)$$



**Figure 7.** Illustration of bilinear interpolation.

We implemented image scaling processors embedded with different approximate adders. These ISPs are simulated with various benchmark images such as Lena, Baboon, Cameraman. The simulation results of the different image scaling processors embedded with the proposed and existing adders are illustrated in Table 2. The PSNR of the proposed ISP embedded with ProtLA is 2.43 dB, 8.49 dB, 5.27 dB, 11.7 dB, and 13.85 dB higher than those of the ETA-I [6]-, ETA-II [7]-, ETA-IIM [8]-, ACA [19]-, and RCLA [22]-embedded ISPs respectively. The SSIM of the ISP embedded with the proposed adder is also higher than those of the existing approximate adders, which reflects that the proposed ProtLA provides higher quality scaled images over the existing adders. Figure 8 illustrates the original and scaled images using different ISPs embedded with different approximate adders. Figure 8a is original image while Figures 8b–8h represent the scaled images via image scaler embedded with accurate, ETA-I, ETA-II, ETA-IIM, ACA, RCLA, and the proposed ProtLA adder architectures, respectively. It can be observed that the image scaled via ISP embedded with RCLA shows easily observable black spots, whereas the scaled images using the proposed adder shows negligible error.

**Table 2.** Quality metrics of the image scaling processor embedded with different adders.

Metrics	ETA-I [6]	ETA-II [7]	ETA-IIM [8]	ACA [19]	RCLA [22]	ProtLA
MED	0.615	1.12	0.92	2.77	2.89	0.590
NED	0.102	0.56	0.27	0.97	0.98	0.098
MSE	1.14	1.24	1.18	9.24	11.50	1.02
PSNR	47.53	41.38	44.6	38.17	36.02	49.87
SSIM	0.969	0.936	0.953	0.921	0.90	0.985

### 5.3. Design metrics of Prot-LA on FPGA

To evaluate the performance of the proposed adder over the existing adders, all the adders were coded in Verilog and simulated using ModelSim. The synthesis was carried out using Xilinx ISE tool-chain and finally implemented on Xilinx Spartan-6 FPGA (XC6SLX45). Simulation results in Table 3 show that the proposed adder requires 11.1%, 33.3%, 33.3%, 77.7%, 55.5%, and 122.2% reduced area over ETA-I [6], ETA-II [8], ETA-



**Figure 8.** Lena a) original unscaled ( $256 \times 256$ ) image, scaled images ( $512 \times 512$ ) via ISP embedded with: b) accurate adder, c) ETA-I [6], d) ETA-II [7], e) ETA-IIM/ETA-IV [8], f) ACA [19], g) RCLA [22], and h) ProtLA.

IIM [8], ETA-IV [9], ACA [19], and RCLA [22], respectively. Moreover, the results show that worst-case combinational delay is lowest for the RCLA while worst for the ETA-I adder.

Furthermore, ISPs with different various approximate adders are implemented in Verilog to evaluate the efficacy of the proposed adder in the application. Table 4 illustrates area and maximum combinational delay of the different ISP embedded with different approximate adders. The simulation results show that ProtLA-embedded ISP requires 6.1%, 10.7%, 10.7%, 20%, 16.9%, and 41.5% reduced area over ETA-I [6], ETA-II [8], ETA-IIM [8], ETA-IV [9], ACA [19], and RCLA [22], respectively. Although the delay of ProtLA is more than

**Table 3.** Design metrics of various adders on FPGA.

Adder architecture	8-bit		16-bit		32-bit	
	Area (#LUTs)	Delay (nS)	Area (#LUTs)	Delay (nS)	Area (#LUTs)	Delay (nS)
ETA-I [6]	10	6.68	23	8.85	52	9.89
ETA-II [7]	12	5.93	26	7.90	56	8.45
ETA-IIM [8]	12	6.48	26	8.26	56	9.41
ETA-IV [9]	16	6.20	32	8.01	69	8.92
ACA [19]	14	6.06	29	8.27	59	8.95
RCLA [22]	20	5.63	44	7.60	82	8.20
ProtLA	9	6.54	21	8.63	51	9.38

ETA-II and ACA, it is smaller than ETA-I. Although the delay of RCLA is minimum among all the designs, large area and power consumption reduces its effectiveness. Furthermore, full custom analysis is also done using Synopsys tool-chain, which is discussed in the next subsection.

**Table 4.** Design metrics of the image scaler on FPGA.

Metrics	Image scaler embedded with						
	ETA-I	ETA-II	ETA-IIM	ETA-IV	ACA	RCLA	ProtLA
Area (#LUTs)	69	72	72	78	76	92	65
Delay (nS)	19.63	17.89	18.92	18.6	18.42	18.12	19.18

#### 5.4. ASIC implementation

In order to do full custom analysis, the designs are implemented in Verilog and synthesized using Synopsys' Design Compiler with 45-nm PDK. The design metrics of synthesized netlists for different bit-width approximate adders are illustrated in Table 5.


The simulation results reflect that the proposed ProtLA exhibits small area over the existing approximate adders. Furthermore, the 8-bit ProtLA requires 19.9%, 92.38%, 95.7%, 144.0%, 133.5%, and 220.6% reduced power consumption over the ETA-I [6], ETA-II [8], ETA-IIM [8], ETA-IV [9], ACA [19], and RCLA [22], respectively. Figure 9 compares the power delay product (PDP) of the proposed adder with the existing varying bit-width adders. It can be seen from the figure that the proposed ProtLA requires small energy compared to the state-of-the-art adders. Furthermore, with increasing bit-width, the energy saving is increasing.

The power-quality trade-off for the various image scaling processors embedded with different approximate adders is illustrated in Figure 10. The ACA consumes large power with smaller PSNR as it was designed without considering the effect of process variation, whereas the ISP embedded with the proposed Prot-LA provides much more improved PSNR with very small power consumption than the existing architecture.


The layout of the image scaling processor embedded with the proposed and existing approximate adders is extracted from Synopsys' IC compiler with 45-nm PDK. The postlayout simulation results as illustrated in Table 6 show that the proposed ProtLA-embedded ISP requires minimum area over the existing. Furthermore, the delay and power of the proposed IS-ProtLA is 6.6% and 8.67% smaller over the IS-ACA. The PDP which reflects the energy consumption of the ProtLA-embedded ISP is 7.75%, 11%, 16.01%, 36.31%, 15.6%, and

**Table 5.** ASIC design metrics of various adders.

Bit-width	Adder type	Area ( $\mu m^2$ )	Power ( $\mu W$ )	Delay ( $nS$ )	PDP ( $fJ$ )
8-bit	ETA-I [6]	295.7	86.6	0.78	67.80
	ETA-II [7]	318.8	138.9	0.51	70.84
	ETA-IIM [8]	321.6	141.3	0.71	100.32
	ETA-IV [9]	362.7	176.2	0.62	109.27
	ACA [22]	489.4	168.8	0.57	96.21
	RCLA [22]	502.1	231.5	0.51	118.1
	ProtLA	276.6	72.2	0.77	55.59
16-bit	ETA-I [6]	584.4	175.2	1.47	257.5
	ETA-II [7]	652.8	225.5	1.16	261.6
	ETA-IIM [8]	662.9	230.1	1.39	319.7
	ETA-IV [9]	822.3	287.5	1.23	353.6
	ACA [19]	981.6	351.4	1.20	421.6
	RCLA [22]	996.1	365.3	1.03	376.2
32-bit	ProtLA	569.1	154.7	1.38	185.6
	ETA-I [6]	1171.1	342.0	3.47	1186.7
	ETA-II [7]	1307.6	450.9	2.76	1244.5
	ETA-IIM [8]	1310.1	452.1	3.10	1407.7
	ETA-IV [9]	1621.9	525.3	2.92	1533.8
	ACA [19]	2291.1	521.2	2.98	1553.2
	RCLA [22]	2602.6	678.1	2.51	1702.0
ProtLA	1145.8	307.9	3.15	969.8	



**Figure 9.** Comparison of the energy consumptions of varying bit-width adders




**Figure 10.** Power-quality trade-off for different adder architectures.

44.44% smaller than those of the ISPs embedded with ETA-I [6], ETA-II [8], ETA-IIM [8], ETA-IV [9], ACA [19], and RCLA [22], respectively. Thus, the proposed adder provides significantly improved design metrics

along with acceptable quality metrics, which suggests that it can be effectively utilized in image processing applications. The layout of the proposed ISP embedded with ProtLA is shown in Figure 11. The area of this layout is  $15425\mu m^2$ .

**Table 6.** Postlayout simulation results of the image scaler.

Design metrics	ISP-ETAI [6]	ISP-ETAI [7]	ISP-ETAIIM [8]	ISP-ETAIV [9]	ISP-ACA [19]	ISP-RCLA [22]	ISP-ProtLA
Area ( $\mu m^2$ )	15528	15894	15921	16310	16002	17015	15425
Delay ( $nS$ )	9.37	8.87	9.21	9.01	8.92	8.10	8.36
Power ( $mW$ )	10.19	11.09	11.17	13.41	11.52	15.8	10.6
PDP ( $pJ$ )	95.48	98.36	102.8	120.8	102.74	127.98	88.61



**Figure 11.** Layout of the image scaling processor embedded with ProtLA.

## 6. Conclusion

In this paper, we have presented a process-tolerant low-power adder that reduces the large errors occurring due to the process variation by reconfiguring the number of bits in carry-propagate and carry-free paths. The proposed adder reconfigures the number of bits in the carry-propagate path such that large error due to timing failure does not occur. The efficacy of the proposed adder was evaluated as standalone adder and in the application and then compared over the state-of-the-art adders. The simulation results showed that the proposed adder accomplishes at least 19.9% reduced power consumption compared to the best-known approximate adder at 45 nm PDK. Furthermore, we demonstrated that the ProtLA-embedded image scaling processor exhibits at least 7.75% reduced energy consumption with higher image quality (2.43 dB higher PSNR) compared to the state-of-the-art adder architecture. The simulation results showed that the proposed adder can be effectively utilized in the error-tolerant applications requiring energy-efficient signal processing.

## References

- [1] Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V. Parameter variations and impact on circuits and microarchitecture. In: ACM 2003 Proceedings of the 40th annual Design Automation Conference, 2-6 June 2003, Anaheim, CA, USA: pp. 338-342.
- [2] Unsal O, Tschanz J, Bowman K, De V, Vera X, Gonzalez A, Ergin O. Impact of parameter variations on circuits and microarchitecture. *IEEE MICRO* 2006; 26: 30-39.
- [3] Snigdha FS, Sengupta D, Hu J, Sapatnekar SS. Optimal design of JPEG hardware under the approximate computing paradigm. In: ACM/EDAC/IEEE Proceedings of the 53rd Annual Design Automation Conference, 5-9 June 2016; Austin, TX, USA: IEEE pp. 1-6.
- [4] Shafique M, Hafiz R, Rehman S, El-Harouni W, Henkel J. Cross-layer approximate computing: from logic to architectures. In: ACM/EDAC/IEEE Proceedings of the 53rd Annual Design Automation Conference, 5-9 June 2016; Austin, TX, USA: IEEE pp. 1-6.
- [5] Han J, Orshansky M. Approximate computing: an emerging paradigm for energy-efficient design. In: IEEE 2013 European Test Symposium (ETS), 27-30 May 2013; Avignon, France: IEEE pp. 1-6.
- [6] Zhu N, Goh WL, Zhang W, Yeo KS, Kong ZH. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. *IEEE T VLSI Syst* 2010; 18: 1225-1229.
- [7] Zhu N, Goh WL, Yeo KS. An enhanced low-power high-speed adder for error-tolerant application. In: IEEE 2009 12th Proceedings of the International Symposium on Integrated Circuits, (ISIC), 14-16 Dec. 2009; Singapore: IEEE pp. 69-72.
- [8] Zhu N, Goh WL, Yeo KS. Ultra low-power high-speed flexible probabilistic adder for error-tolerant applications. In: IEEE 2011 International SoC Design Conference (ISOCC), 22-23 Nov. 2011; Seoul, South Korea: IEEE pp. 393-396.
- [9] Zhu N, Goh WL, Wang G, Yeo KS. Enhanced low-power high-speed adder for error-tolerant application. In: IEEE 2010 International SoC Design Conference (ISOCC), 22-23 Nov. 2010; Seoul, South Korea: IEEE pp. 323-327.
- [10] Shin D, Gupta SK. A re-design technique for datapath modules in error tolerant applications. In: IEEE 2008 17th Asian Test Symposium (ATS), 24-27 Nov 2008; Sapporo, Japan: IEEE pp. 431-437.
- [11] Gupta V, Mohapatra D, Raghunathan A, Roy K. Low-power digital signal processing using approximate adders. *IEEE T Computer-Aided Design of Integrated Circuits and Systems* 2013; 32: 124-137.
- [12] Du L, Varman P, Mohanram K. High performance reliable variable latency carry select addition. In: IEEE 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 12-16 March 2012; Dresden, Germany: IEEE pp. 1257-1262.
- [13] Mazahir S, Hasan O, Hafiz R, Shafique M, Henkel J. An area-efficient consolidated configurable error correction for approximate hardware accelerators. In: ACM/EDAC/IEEE 2016 Proceedings of the 53rd Annual Design Automation Conference, 5-9 June 2016; Austin, TX, USA: IEEE p. 96.
- [14] Pashaeifar M, Kamal M, Kusha AA, Pedram M. Approximate reverse carry propagate adder for energy-efficient DSP applications. *IEEE VLSI Syst* 2018; 99: 1-12.
- [15] Huang J, Lach J, Robins G. A methodology for energy-quality tradeoff using imprecise hardware. In: IEEE 2012 Proceedings of the 49th Annual Design Automation Conference, 3-7 June 2012; San Francisco, CA, USA: IEEE pp. 504-509.
- [16] Ayhan T, Kula F, Altun M. A power efficient system design methodology employing approximate arithmetic units. In: IEEE 2017 Computer Society Annual Symposium on VLSI (ISVLSI) 3-5 July 2017; Bochum, Germany: IEEE pp. 243-248.
- [17] Lee S, John LK, Gerstlauer A. High-level synthesis of approximate hardware under joint precision and voltage scaling. In: IEEE 2017 Proceedings of the Conference on Design, Automation & Test in Europe (DATE), 27-31 March 2017; Lausanne, Switzerland: IEEE pp. 187-192.

- [18] Rahimi A, Benini L, Gupta RK. Accuracy-configurable OpenMP. From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators, Springer 2017, 133-149.
- [19] Kahng AB, Kang S. Accuracy-configurable adder for approximate arithmetic designs. In: IEEE 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC), 3-7 June 2012; San Francisco, CA, USA: IEEE pp. 820-825.
- [20] Shafique M, Ahmad W, Hafiz R, Henkel J. A low latency generic accuracy configurable adder. In: 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 8-12 June 2015; San Francisco, CA, USA: IEEE pp. 1-6.
- [21] Garg B, Dutt S, Sharma GK. Bit-width-aware constant-delay run-time accuracy programmable adder for error-resilient applications. *Microelectronics Journal* 2016; 50: 1-7.
- [22] Akbari O, Kamal M, Kusha AA, Pedram M. RAP-CLA: A reconfigurable approximate carry look-ahead adder. *IEEE T Circuits and Systems II: Express Briefs* 2018; 65: 1089-1093.
- [23] Banerjee N, Karakonstantis G, Roy K. Process variation tolerant low power DCT architecture. In: IEEE 2007 Proceedings of the conference on Design, automation and test in Europe, 16-20 April 2007; Nice, France: IEEE pp. 630-635.
- [24] Karakonstantis G, Banerjee N, Roy K. Process-variation resilient and voltage-scalable DCT architecture for robust low-power computing. *IEEE T VLSI Syst* 2010; 18: 1461-1470.
- [25] Garg B, Chaitanya GVNSK, Sharma GK. A low-cost energy efficient image scaling processor for multimedia applications. In: IEEE 2016 Symposium on VLSI Design and Test (VDATE), 24-27 May 2016; Guwahati, India: IEEE pp. 1-6.
- [26] Liang J, Han J, Lombardi F. New metrics for the reliability of approximate and probabilistic adders. *IEEE T Computers* 2013; 62: 1760-1771.
- [27] Wang Z, Bovik AC, Sheikh HR, Simoncelli EP. Image quality assessment: from error visibility to structural similarity. *IEEE T Image Processing* 2004; 13, pp. 600-612.